

## EE 457 Unit 7b

#### Main Memory Organization



#### **PROC/MEM PHYSICAL INTERFACE**

#### Recall: MIPS Memory Data Organization

- We can logically picture memory in the units (sizes) that we actually access them
- We can access 1-byte at a time but the data bus allows for wider access (32 bits)
- Logical view of memory arranged in rows of largest access size (word)
	- Still with separate addresses for each byte
	- Can get word, halfwords, or bytes



3

School of Engineering



**Logical Byte-Oriented View of Mem.**





School of Engineering

## Byte Enables and the Data Bus



#### **Logical Word-Oriented View**







## Byte Enables and the Data Bus

- What are the control signals that indicate access size?
- Though we may have a 32-bit address bus A[31:0], physically the processor will convert the lower 2 address bits A[1:0] and the size information into 4 separate *bank ("lane") enables [/BE3../BE0]* **Halfword @**



**/BE1**

**/BE0**

5

School of Engineering



**/BE2**

#### **Word @ 40000000**



**/BE3**

#### Address & Data Bus Connections

- Organize memory into several byte-size memories running in parallel (sometimes known as "banks")
- Convert lower address bits into bank enables to selectively enable each bank
- A[31:2] is provided to all memory banks specifying the same internal location



6





School of Engineering

## Byte Addressable Processors





School of Engineering

#### **MEMORY INTERLEAVING**

## Motivation

9

School of Engineering

- Organize main memory to
	- Facilitate byte-addressability

while maintaining…

- Efficient fetching of the words in a cache block
- Low order interleaving (L.O.I) helps us achieve this

## Interleaving Analogy

10

- Consider a journal consisting of 1000 pages (000-999) bound in
	- 10 volumes (0-9) of
	- 100 pages each (00-99)



## Interleaving Analogy

11

- Example: Say article 73 runs from page 730-739
	- In Method I: Article 73 is completely in volume 7
	- $-$  In Method II: The 73<sup>rd</sup> page of each volume form article 73 as shown below
- Which do you prefer?
	- If reading the article you may say method I
	- If you have to make a copy of the article and you have 10 photocopy machines with 10 friends to help you might say method II
		- Back to the scenario of reading the article, given those same 10 friends they could open each volume to page 73 for you so that you can read in a continuous manner



## Byte Addressability



byte addressable, little-endian proc. Memory space:  $2^{32}$  = 4GB, A31-A0 [A31-A2, BE3, BE2, BE1, BE0], D31-D0

Byte 43 | Byte 42 | Byte 41 | Byte 40 | = **Word 40** 



12

## Byte Addressability

13



## 2-Way L.O.I.

- System address bus uses
	- A1:A0 and size info to generate /BE3../BE0 (Byte Enables)
		- In a 32-bit data bus, we need 2 address bits to produce the 4 BE's
		- In a 64-bit data bus, we would need 3 address bits to produce 8 BE's
	- Lower order bits to select a "bank"
		- Only 1 address bit, A2, to select one of 2 banks
	- Upper bits connect to each memory chip
		- Each memory chip is just a collection of ½ GB requiring 29 address bits…we can connect appropriate 29 bits





[This Photo](https://blogdecharialcazar.blogspot.com/2012/03/memorias-ddr-sdram.html) by Unknown Author is licensed under [CC BY-SA-NC](https://creativecommons.org/licenses/by-nc-sa/3.0/)

14

## 4-Way L.O.I.

- System address bus uses
	- A1:A0 and size info to generate /BEi (Byte Enables)
	- Lower order bits to select a "bank"
	- Upper bits connect to each memory chip



15



#### Organization Options





School of Engineering

## Organization Comparison

• Assume following latencies



• Find time to access a cache line of 4-words



#### Example

- Consider a set-associative mapping and physical organization of main memory, cache data RAMs, and cache tag RAMs.
- Specs:
	- 32-bit physical address, byte-addressable system
	- $-$  Cache Size = 64KB
	- Block Size = 4 words (16 bytes)
	- $-$  Set Size = 4 blocks (64 bytes)

**# of MM Blocks = 2<sup>32</sup> / 2<sup>4</sup> = 2<sup>28</sup> # of Cache Blocks = 2<sup>16</sup> / 2<sup>4</sup> = 2<sup>12</sup> # of Sets = 2<sup>12</sup> cache blocks / 2<sup>2</sup> blocks/set = 2<sup>10</sup> # of Groups = 2<sup>28</sup> MM blocks / 2<sup>10</sup> sets = 2<sup>18</sup>**

18





#### Tag RAM Example











School of Engineering

#### MM & Data RAM Example



## **DRAM TECHNOLOGIES**

Main memory organization



21

#### Memory Module Organization

- Memory module is designed to always access data in chunks the size of the data bus (64-bit data bus = 64-bit accesses)
- Parallelizes memory access by accessing the byte at the same location in all (8) memory chips at once
- Only the desired portion will be forwarded to the registers
- Note the difference between system processor address and local memory chip addresses



22

## Memory Chip Organization

- Memory technologies share the same layout but differ in their cell implementation
	- SRAM
	- DRAM
- Memories require the row bits be sent first and are used to select one row (aka "word line")
	- Uses a hardware component known as a decoder
- All cells in the selected row access their data bits and output them on their respective "bit line"
- The column address is sent next and used to select the desired 8 bit lines (i.e. 1 byte)
	- Uses a hardware component known as a mux



23

## SRAM vs. DRAM

- Dynamic RAM (DRAM) Cells (store 1 bit)
	- Will lose values if not refreshed periodically every few milliseconds [i.e. dynamic]
	- Extremely small (1 Transistor & a capacitor)
		- Means we can have very high density (GB of RAM)
	- Small circuits require more time to access the bit
		- SLOW
	- Used for main memory
- Static RAM (SRAM) Cells (store 1 bit)
	- Will retain values as long as power is on [i.e. static]
	- Larger (6 transistors)
	- Larger circuitry can access bit faster
		- FASTER
	- Used for cache memory



is licensed under [CC BY-NC](https://creativecommons.org/licenses/by-nc/4.0/)

School of Engineering

24

# Memory Controller

- DRAMs require non-trivial hardware controller (aka memory controller)
	- To split up the address and send the row and column address as the right time
	- To periodically refresh the DRAM cells
	- Plus more…
- Used to require a separate chip from the processor
- But due to scaling (i.e. Moore's Law) most processors integrate the controller on-chip
	- Helps reduce access time since fewer hops



Legacy architectures used separate chipsets for the memory and I/O controller



4th Generation Intel® Core™ Processor Die Map

Current general-purpose processors usually integrate the memory controller on chip.

25



26

- Memory latency of a single access using current DRAM technology will be slow
- We must improve bandwidth
	- Idea 1: Access more than just a single word at a time (to exploit spatial locality)
	- Technology: Fast Page Mode, DDR SDRAM, etc.
	- Idea 2: Increase number of accesses serviced in parallel (in-flight accesses)
	- Technology: Banking

## Legacy DRAM Timing

27

- Can have only a single access "in-flight" at once
- Memory controller must send row and column address portions for each access





## Fast Page Mode DRAM Timing

• Can provide multiple column addresses with only one row address



## Synchronous DRAM Timing

29

School of Engineering

• Registers the column address and automatically increments it, accessing *n* sequential data words in *n* successive clocks called bursts… n=4 or 8 usually)





30

School of Engineering

• Double data rate access data every half clock cycle



## Banking

31

- Divide memory into "banks" duplicating row/column decoder and other peripheral logic to create independent memory arrays that can access data in parallel
	- uses a portion of the address to determine which bank to access



## Bank Access Timing

32

- Consecutive accesses to different banks can be overlapped and hide the time to access the row and select the column
- Consecutive accesses within a bank (to different rows) exposes the access latency



# Programming Considerations

33

- For memory configuration given earlier, accesses to the same bank but different row occur on an 32KB boundary
- Now consider a matrix multiply of 8K x 8K integer matrices (i.e. 32KB x 32KB)
- In code below...m2[0][0] @ 0x10010000 while m2[1][0] @ 0x10018000





Direct Memory Access



## Direct Memory Access (DMA)

- Large buffers of data often need to be copied between:
	- Memory and I/O (video data, network traffic, etc.)
	- Memory and Memory (OS space to user app. space)
- DMA devices are small hardware devices that copy data from a source to destination freeing the processor to do "real" work



35

## Data Transfer w/o DMA

- Without DMA, processor would have to move data using a loop
- Move 16Kwords pointed to by (\$s1) to (\$s2)
- **li \$t0,16384 AGAIN: lw \$t1,0(\$s1) sw \$t1,0(\$s2) addi \$s1,\$s1,4 addi \$s2,\$s2,4 subi \$t0,\$t0,1 bne \$t0,\$zero,AGAIN**
- Processor wastes valuable execution time moving data



36

## Data Transfer w/ DMA

- Processor sets values in DMA control registers
	- Source Start Address
	- Dest. Start Address
	- Byte Count
	- Control & Status (Start, Stop, Interrupt on Completion, etc.)
- DMA becomes "bus-master" (controls system bus to generate reads and writes) while processor is free to execute other code
	- Small problem: Bus will be busy
	- Hopefully, data & code needed by the CPU will reside in the processor's cache



37

## DMA Engines

- Systems usually have multiple DMA engines/channels
- Each can be configured to be started/controlled by the processor or by certain I/O peripherals
	- Network or other peripherals can initiate DMA's on their behalf
- Bus arbiter assigns control of the bus
	- Usually winning requestor has control of the bus until it relinquishes it (turns off its request signal)



38