EE 357 Unit 18

Basic Pipelining Techniques

USC Viterbi ool of Engineering

Single & Multi-Cycle Performance

Single-Cycle CPU

· Each piece of the datapath requires only a small period of the overall instruction execution (clock cycle) time vielding low utilization of the HW's actual capabilities

Multi-Cycle CPU

- · Sharing resources allows for compact logic design but in modern design we can afford replicated structures if needed
- Each instruction still requires several cycles to complete



© Mark Redekopp, All rights reserved

SC Viterbi

ol of Engineering

© Mark Redekopp, All rights reserved

Pipelining

- Combines elements of both designs ٠
 - Datapath of CPU w/ separate resources
 - Datapath broken into ______ with temporary registers between stages
 - clock cycle • ____
 - A single instruction requires CPI = n
- System can achieve CPI = _____
 - Overlapping Multiple Instructions (separate instruction in each stage at once)



ISC Viterbi ool of Engineering

Basic 5 Stage Pipeline

- Same structure as single cycle but now broken into 5 stages ٠
 - Pipeline stage registers act as temp. registers storing intermediate ٠ results and thus allowing previous stage to be reused for another instruction





JSC Viterbi

Resolution of Pipelining Issues

- No sharing of HW/logic resources between stages
 - For full performance, no feedback (stage i feeding back to stage i-k)
 - If two stages need a HW resource, ______ the resource in both stages (e.g. an I- AND D-cache)
- Prevent signals from one stage (instruc.) from flowing into another stage (instruc.) and becoming convoluted
 - Stage Registers act as ______ to signals until next edge
- Balancing stage delay [Important!!!]
 - Balance or divide long stages (See next slides)



USC Viterbi School of Engineering

Balancing Pipeline Stages

- Clock period must equal the LONGEST delay from register to register
 - In Example 1, clock period would have to be set to ____ [66 MHz], meaning total time through pipeline
 30ns for only ____ ns of logic
- Could try to balance delay in each stage
 - Example 2: Clock period = __ns [100 MHz], while total time through pipeline is still = 20ns





Ex. 2: Balanced stage delay Clock Period = 10ns (150% speedup)

JSC Viterbi

Pipelining Effects on Clock Period

- Rather than just try to balance delay we could consider making more stages
 - Divide long stage into multiple stages
 - In Example 3, clock period could be 5ns [_____ MHz]
 - Time through the pipeline (latency) is still 20 ns, but we've increased our _____ (1 result every 5 ns rather than every 10 or 15 ns)
 - Note: There is a small time overhead to adding a pipeline register/stage (i.e. can't go crazy adding stages)





Ex. 2: Balanced stage delay Clock Period = 10ns (150% speedup)



© Mark Redekopp, All rights reserved

Feed-Forward Issues

- CISC instructions often perform several ALU and memory operations per instructions
 - MOVE.W (A0)+,\$8(A0,D1) [M68000/Coldfire ISA]
 - 3 Adds (post-increment, disp., index)
 - 3 Memory operations (I-Fetch + 1 read + 1 write)
 - This makes pipelining hard because of multiple uses of ALU and memory
- Redesign the Instruction Set Architecture to better support pipelining (MIPS was designed with pipelining in mind)



USC Viterbi School of Engineering

Sample 5-Stage Pipeline

- Examine the basic operations that need to be performed by our instruction classes
 - LW: I-Fetch, Decode/Reg. Fetch, Address Calc., Read Mem., Write to Register
 - SW: I-Fetch, Decode/Reg. Fetch, Address Calc., Write Mem.
 - ALUop: I-Fetch, Decode/Reg. Fetch, ALUop, Write to Reg.
 - Bxx: I-Fetch, Decode/Reg. Fetch, Compare (Subtract), Update PC
- These suggest a 5-stage pipeline:
 - I-Fetch,
 - Decode/Reg. Fetch,
 - ALU (Exec.),
 - Memory,
 - Reg. Writeback

© Mark Redekopp, All rights reserved

USC Viterbi School of Engineering

Basic 5 Stage Pipeline

- All control signals needed for an instruction in the following stages are generated in the decode stage and _____
 - Since writeback doesn't occur until final stage, write register # is shipped with the
 instruction through the pipeline and then used at the end
 - Register File can read out the current data being written if read reg # = write reg #



JSC Viterbi

Sample Instructions

Instruction	
LW \$t1,4(\$s0)	
ADD \$t4,\$t5,\$t6	
BEQ \$a0,\$a1,LOOP	

For now let's assume we just execute one at a time though that's not how a pipeline works (multiple instructions are executed at one time).

LW \$t1,4(\$s0)



V

V

ADD \$t4,\$t5,\$t6

 $\mathbf{\Lambda}$



USC **Viterbi** School of Engineering BEQ \$a0,\$a1,LOOP



JSC Viterbi

Pipelining

 Now let's see how all three can be run in the pipeline

5-Stage Pipeline



JSC Viterbi school of Engineering
Example



USC Viterbi School of Engineering

(V)

Example



USC Viterbi School of Engineering

Example



V

V

Example



USC Viterbi School of Engineering

Example



USC Viterbi School of Engineering

Example



USC Viterbi School of Engineering

Example



V

5-Stage Pipeline



USC Viterbi School of Engineering

Non-Pipelined Timing

- Execute n instructions using a k stage datapath
 - i.e. Multicycle CPU w/ k
 steps or single cycle CPU
 w/ clock cycle k times
 slower
- w/o pipelining: _____ cycles

C1 ADD I I C2 ADD I I C3 I ADD I I C4 I I ADD ADD I C5 I I I I I	xec. Mem. WB Ons 10ns 10ns	Decode 10ns	Fetch 10ns	
C2 ADD Image: C2 ADD Image: C2 Image: C2 ADD Image: C2 Image: C2 ADD Image: C2 Im			ADD	C1
C3 ADD ADD C4 ADD ADD C5 ADD ADD		ADD		C2
C4 ADD ADD ADD	DD			C3
C5 ADD	ADD			C4
	ADD			C5
C6 SUB			SUB	C6
C7 SUB		SUB		C7
C8 SUB	UB			C8
C9 SUB	SUB			C9
C10 SUB	SUB			C10
C11 LW			LW	C11

cycles

© Mark Redekopp, All rights reserved

USC Viterbi School of Engineering

Pipelined Timing

- Execute n instructions using a k stage datapath
 - i.e. Multicycle CPU w/ k steps or single cycle CPU w/ clock cycle k times slower
- w/o pipelining: n*k cycles
- n instrucs. * k CPI
- w/ pipelining: ____
- _____ for 1st instruc. +
 _____ cycles for _____
 instrucs.
- Assumes we keep the pipeline full

	10ns	10ns	10ns	10ns	10ns	2
C1	ADD					- Tpe
C2	SUB	ADD				
C3	LW	SUB	ADD			l ling
C4	SW	LW	SUB	ADD		ן ר ר
C5	AND	SW	LW	SUB	ADD	pein
C6	OR	AND	SW	LW	SUB	
C7	XOR	OR	AND	SW	LW) =
C8		XOR	OR	AND	SW	riper
C9			XOR	OR	AND	
C10				XOR	OR	inpy
C11					XOR	Jug

7 Instrucs. =

Fetch Decode Exec. Mem. WB

USC Viterbi

Throughput

- Throughput (T) = _____
 - n instructions / clocks to executed n instructions
 - For a large number of instructions, the throughput of a pipelined processor is _____ every clock cycle
 - ASSUMES that _____

	Non-pipelined	Pipelined
Throughput		

Hazards

- Any sequence of instructions that prevent full pipeline utilization
 Often causes the pipeline to ______ an instruction
- Structural Hazards = HW organization cannot ____

• Data Hazards = Data dependencies

- Instruction _____ needs result from instruction ____ that is still in pipeline
- Example:
 - LW \$t4, 0x40(\$s0)
 - ADD \$t5,\$t4,\$t3
- ADD couldn't decode and get the _____...
 stalls the pipeline
- Control Hazards = Branches & changes to PC in the pipeline
- Other causes for stalls: ______

JSC Viterbi

Structural Hazards

- Combinations of instructions that cannot be overlapped in the given order due to HW constraints
 - Often due to lack of HW resources
- Example structural hazard: A single memory rather than separate I & D caches
 - Structural hazard any time an instruction needs to perform a data access (i.e. 'lw' or 'sw')



JSC Viterbi

© Mark Redekopp, All rights reserve

Structural Hazards Examples

- Another example structural hazard: Fully pipelined vs. non-pipelined functional units with issue latencies
 - Fully pipelined means it may take multiple clocks but a ______
 - Non-fully pipeline means that a new instruction can only be inserted every ______
 - Example of non-fully pipelined divider
 - Usually issue latencies of 32 to 60 clocks
 - Thus DIV followed by DIV w/in 32 clocks will cause a stall



USC Viterbi School of Engineering

Data Hazards

Hazard

- Later instruction reads a result from a previous instruction (data is being communicated between 2 instrucs.)
- Example sequence

 LW \$t1,4(\$s0)
 ADD \$t5,\$t1,\$t4

nitial Conditions	(assume	leading	0's i	n
registers):				

\$s0 = 0x10010000

\$t5 = 0x0

- t1 = 0x0t4 = 0x24
- 00000060 0x10010004 12345678 0x10010000
- After execution values should be:

© Mark Redekopp, All rights reserved

Data Hazards



 (\mathbf{V})

N

Data Hazards



JSC Viterbi chool of Engineering Data Hazards



USC Viterbi School of Engineering

Data Hazards



Now it's too late the sum of the ADD instruction is wrong!

Data Hazards



USC Viterbi School of Engineering

Stalling the Pipeline

- All instructions in front of the stalled instruction can _____
- All instructions behind the stalled instruction ______
- Stalling inserts _____ / nops (no-operations) into the pipeline
 - A "nop" is an actual instruction in the MIPS ISA that does NOTHING

© Mark Redekopp, All rights reserved

SC Viterbi





JSC Viterbi

 \mathbf{V}





Stalling the Pipeline



JSC Viterbi

Stalling the Pipeline



USC Viterbi School of Engineering

Time Space Diagram

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	LW				
C2	ADD	LW			
C3	i	ADD	LW		
C4	i	ADD	nop	LW	
C5	i	ADD	(nop)	(nop)	LW
C6	i+1	i	ADD	nop	(nop)
C7	i+2	i+1	i	ADD	(nop)
C8	i+3	i+2	i+1	i	ADD

Using Stalls to Handle Dependencies (Data Hazards)

JSC Viterbi

Data Forwarding

- Also known as "bypassing"
- Take results still in the pipeline (but not written back to a GPR) and pass them to dependent instructions
 - To keep the same clock cycle time, results can only be taken from the ______ of a stage and passed back to the ______ of a previous stage
 - Cannot take a result produced at the _____ of a stage and pass it to the _____ of a previous stage because of the stage delays
- Recall that data written to the register file is available for reading in the same clock cycle

USC Viterbi School of Engineering

Data Forwarding – Example 1



USC Viterbi School of Engineering

Data Forwarding – Example 1



USC Viterbi School of Engineering Data Forwarding – Example 1



USC Viterbi School of Engineering

 \mathbf{V}

Time Space Diagram

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	LW				
C2	ADD	LW			
C3	i	ADD	LW		
C4	i	ADD	nop	LW	
C5	i+1	i	ADD	(nop)	LW
C6	i+2	i+1	i	ADD	(nop)
C7	i+3	i+2	i+1	i	ADD

Using Forwarding to Handle Dependencies (Data Hazards)

Data Forwarding – Example 2

- ADD \$t3,\$t1,\$t2
- SUB \$t5,\$t3,\$t4
- XOR \$t7,\$t5,\$t3

Initial Conditions (assume leading 0's in registers): \$t1 = 0x0a

- st2 = 0x04
- \$t3 = 0xfffffff
- \$t4 = 0x05

t5 = 0x12

After execution:

- t3 = 0x0e
- t5 = 0x02
- \$t7 = 0x0c

© Mark Redekopp, All rights reserved

<u>JSC Viterbi</u> ischool of Engineering Data Forwarding – Example 2



USC Viterbi School of Engineering

USC Viterbi

chool of Engineering

 \mathbf{V}

Data Forwarding – Example 2



Data Forwarding – Example 2



USC Viterbi

Data Forwarding – Example 2



USC Viterbi School of Engineering

Data Forwarding – Example 2



USC Viterbi School of Engineering

Time Space Diagram

- ADD \$t3,\$t1,\$t2
- SUB \$t5,\$t3,\$t4
- XOR \$t7,\$t3,\$t5

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	ADD				
C2	SUB	ADD			
C3	XOR	SUB	ADD		
C4	i	XOR	SUB	ADD	
C5	i+1	i	XOR	SUB	ADD
C6	i+2	i+1	i	XOR	SUB
C7	i+3	i+2	i+1	i	XOR

Using Forwarding to Handle Dependencies

(Requires no stalls/bubbles for dependent instructions)

USC Viterbi School of Engineering

 (\mathbf{V})

Data Forwarding Summary

- Forwarding paths from...
 - WB to MEM [ADD \$t1,\$t2,\$t3; SW \$t1,0(\$s0)]
 - WB to EX [LW \$t1,0(\$t2); next inst.; SUB \$t3,\$t1,\$t4]
 - MEM to EX [ADD \$t1,\$t2,\$t3; SUB \$t3,\$t1,\$t4]
- Issue Latency = Number of cycles we must stall (insert bubbles) before we can issue a dependent instruction

Instruction Type	w/o Forwarding	w/ Full Forwarding
LW	2	
ALU Instruction	2	

Control Hazard

- Branch outcomes: _____ or _____
- Not known until late in the pipeline
 - Prevents us from fetching instructions that we know will be executed in the interim
 - Rather than stall, predict the outcome and keep fetching appropriately...correcting the pipeline if we guess wrong
- Options
 - Predict ______Predict



© Mark Redekopp, All rights reserve

USC Viterbi School of Engineering

Branch Penalty

- Penalty = number of instructions that need to be _____ on misprediction
- Currently our branch outcome and target address is available during the MEM stage, passed back to the Fetch phase and starts fetching correct path (if mispredicted) on the next cycle
- <u>cycle</u> branch penalty when mispredicted

USC Viterbi

Branch Outcome Availability

• Branch outcome only available in MEM stage – Incorrect instruction sequence already in pipeline



SC Viterbi

Predict Not Taken

- Keep fetching instructions from the Not Taken (NT)/sequential stream
- Requires us to "flush"/delete instructions fetched from the NT path if the branch ends up being Taken

Predict Not Taken



	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	BEQ				
C2	ADD	BEQ			
C3	SUB	ADD	BEQ		
C4	OR	SUB	ADD	BEQ	
C5	BNE	OR	SUB	ADD	BEQ
C6	AND	BNE	OR	SUB	ADD
C7	SW	AND	BNE	OR	SUB
C8	LW	SW	AND	BNE	OR
C9	ADD	(nop)	(nop)	(nop)	BNE
C10	SUB	ADD			(non)

Using Predict NT keeps the pipeline full when we are correct and flushes instructions when wrong (penalty = 3 for our 5-stage pipeline)

© Mark Redekopp, All rights reserved

USC Viterbi

Predicting Taken

• Branch target address not available until MEM stage



JSC Viterbi

Predict Taken

• In our 5-stage pipeline as currently shown, predicting taken is ...

• In other architectures we may be able to know the branch target early and thus use this method, however, if we predict incorrectly we still must flush

JSC Viterbi

© Mark Redekopp, All rights reserved

Early Branch Determination

- Goal is to keep the pipeline full and avoid bubbles/stalls
- Number of bubbles/stalls introduced by control hazards (branches) depends on when we determine the outcome and target address of the branch (_____)
- Currently, these values are available in the MEM stage
- We can try to reorganize the pipeline to make the branch outcome and target address available earlier

Early Branch Determination

• By actually adding a little bit of extra HW we can move the outcome determination and target address calculation to the ______ stage

- Again this may cause a small increase in clock period

USC Viterbi School of Engineering

Reorganized 5-Stage Pipeline



© Mark Redekopp, All rights reserved

JSC Viterbi chool of Engineering

Early Determination w/ Predict NT

BEQ \$a0,\$a1,L1 (NT)	C1	
L2: ADD \$s1,\$t1,\$t2	C2	
SUB \$t3,\$t0,\$s0	C3	
OR \$s0,\$t6,\$t7	C4	
BNE \$s0,\$s1,L2 (T)	C5	
L1: AND \$t3,\$t6,\$t7	C6	
SW \$t5 0(\$s1)	C7	
	C8	
LVV \$52,0(\$55)	C9	
		_

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	wв
C1	BEQ				
C2	ADD	BEQ			
C3	SUB	ADD	BEQ		
C4	OR	SUB	ADD	BEQ	
C5	BNE	OR	SUB	ADD	BEQ
C6	AND	BNE	OR	SUB	ADD
C7			BNE	OR	SUB
C8				BNE	OR
C9					BNE
C10					

_

Using early determination & predict NT keeps the pipeline full when we are correct and has a single instruction penalty for our 5-stage pipeline

JSC Viterbi

A Look Ahead: Branch Prediction

- Currently we have a static prediction policy (NT)
- We could allow a _____ prediction *per instruction* (give a _____ with the branch that indicates T or NT)
- We could allow _____ predictions *per instruction* (use its _____





Exercise

- Schedule the following code segment on our 5 stage pipeline assuming...
 - Full forwarding paths (even into decode stage for branches)
 - Early branch determination
 - Predict NT (no delay slots)
- Calculate the CPI from time first instruction completes until last BEQ instruction completes
- Show forwarding using arrows in the time-space diagram

 ADD \$s0,\$t1,\$t2
 L1: LW \$t3,0(\$s0)
 SLT \$t1,\$t3,\$t4
 BEQ \$t1,\$zero,L1 (T, NT)
 SUB \$s2,\$s3,\$s4

ADD \$s2,\$s2,\$s5

• CPI = _

	Fetch	Decode	Exec.	Mem.	WB
C1					
C2					
C3					
C4					
C5					
C6					
C7					
C8					
C9					
C10					
C11					
C12					
C13					
C14					
C15					
C16					