### Multi-Cycle CPU Organization

### Datapath and Control

**JSC Viterbi** ol of Engineerin

# Single-Cycle CPU Datapath



### **© Mark Redekopp, All rights reserved**

#### **SC Viterbi** chool of Engineering

### Multicycle CPU Implementation

- $\bullet$  Single cycle CPU sets the clock period according to the execution time
- • Rather than making every instruction "pay" the worst case time, why not make each instruction "pay" just for
	- Example: Pay Parking
		- Parking meters: Cost proportional to time spent
		- Flat fee parking lot: One price no matter the time
- Multicycle CPU implementation breaks instructions into smaller, shorter sub-operations
	- Clock period according to the \_
- Instructions like ADD or Jump with few sub-operations **© Mark Redekopp, All rights reserved** will take fewer cycles while more involved instructions like LW will take more cycles

#### **JSC Viterbi** nool of Engineering

### Single vs. Multi-Cycle CPU

- • Single Cycle CPU design makes all instructions wait for the full clock cycle and the cycle time is based on the SLOWEST instruction
- • Multi-cycle CPU will break datapath into sub-operations with the cycle time set by the longest sub-operation. Now instructions only take the number of clock cycles they need to perform their sub-ops.





### Single-/Multi-Cycle Comparison



In single-cycle implementations, **In multi-cycle CPU**, each loss of the state of the state of the state of the s the clock cycle time must be set for the longest instruction. Thus, shorter instructions waste time if they require a shorter delay.

ו רז רז רז ר CLKh  $\times$  Reg.<br>Read ALU Op Reg. Write **Next Instruc.** R-Type Fetchh $\times$  Reg.<br>Read l.  $\bigvee\limits_{\textbf{PC}}$  PC **BEQ** Fetch**Next Instruc.**h  $\times$  Reg.<br>Read i.  $\times$  Calc.  $\times$  Mem<br>d  $\times$  Addr.  $\times$  Write **Next** SWFetch**Instruc.**

In multi-cycle CPU, each instruction is broken into separate short (and hopefully timebalanced) sub-operations. Each instruction takes only the clock cycles needed, allowing shorter instructions to finish earlier and have the next instruction start.

#### **JSC Viterbi** chool of Engineering

### **Sharing Resources in Single-Cycle**

• Single-cycle CPU required multiple:

> because all operations occurred during a single clock cycle which limited our control of the flow of data signals



**© Mark Redekopp, All rights reserved**

### **SC Viterbi** chool of Engineering

**© Mark Redekopp, All rights reserved**

### Sharing Resources in Multicycle CPU

- Any resource needed in different clock cycles (time steps) can be \_\_\_\_\_\_\_\_\_\_\_
	- 1 ALU and 2 adders in single-cycle CPU can be replaced by \_ (& some muxes)
	- Separate instruction and data memories can be replaced with a  $\frac{1}{2}$  memory

#### i⊂ **Viterbi** lool of Engineering

### Temporary Registers

- Another implication of a multi-cycle implementation is that data may be \_\_\_\_\_\_\_\_\_\_\_\_ in one cycle (step) but \_\_\_\_\_\_\_\_\_\_\_\_\_\_ in a later cycle
- •This may necessitate saving/storing that value in a temporary register
	- If the producer can keep producing \_ (i.e. is not needed for another subsequent operation) then we can do without the temporary register
	- If the producer is \_\_\_\_\_\_\_\_\_\_ for another operation in a subsequent cycle, then we must the value it produced in a temporary register

### Temporary Registers

- If the producer can keep producing across multiple cycles (i.e. is not needed for another subsequent operation) then we can do without the temporary **Temporary Register not Necessary** register
- If the producer is needed for another operation in a  $\overline{\phantom{a}}$  producer  $\overline{\phantom{a}}$   $\overline{\phantom{a}}$   $\overline{\phantom{a}}$   $\overline{\phantom{a}}$   $\overline{\phantom{a}}$ subsequent cycle, then we must save the value it produced in a temporary register



**Temp Register Necessary**

IRWri

Q

**Instruc. Reg.** CLK

#### **JSC Viterbi** ol of Engineering

### Instruction Register

- Do we need a register to store instruction
	- In single-cycle CPU: \_\_\_\_\_\_\_\_\_

### – In multi-cycle CPU: \_\_\_\_\_\_\_\_\_\_\_

• Single memory may need to be



#### Single-Cycle CPU Datapath



**© Mark Redekopp, All rights reserved**

#### **ISC Viterbi** hool of Engineering

**© Mark Redekopp, All rights reserved**

### More on Temporary Registers

- Do temporary registers need <sup>a</sup> write enable (i.e. do we need IRwrite signal?
- Unless it is acceptable for the register to be \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_, then we do

need a write enable

– Based on our design, we write the IR<br>————————————————————

#### **JSC Viterbi** hool of Engineering

### **Multi-Cycle CPU Datapath**



**© Mark Redekopp, All rights reserved**

### Datapath w/ Mux Selects



W

## Single vs. Multi-Cycle CPU

W



**© Mark Redekopp, All rights reserved**

#### **USC Viterbi** ichool of Engineering

### Instruction Fetch + PC Increment



#### JSC **Viterbi** hool of Engineering





**© Mark Redekopp, All rights reserved**

## LW Execution



W

 $\mathbf{\Omega}$ 

### SW Execution



### JSC **Viterbi** chool of Engineering

## BEQ Execution Step 1



#### **USC Viterbi** ichool of Engineering

### BEQ Execution Step 2





### Jump Execution



#### **USC Viterbi** nool of Engineering

### Controlling the Datapath

- Now we need to implement the logic for the control signals
- This will require an FSM for our multi-cycle CPU (since we will have sub-operations or steps to execute each instruction)

**SC Viterbi** 

hool of Engineering

### Multi-Cycle CPU



#### **USC Viterbi** chool of Engineering

**© Mark Redekopp, All rights reserved**

### Control Signal Explanation



**© Mark Redekopp, All rights reserved**

**© Mark Redekopp, All rights reserved**

### Control Signal Explanation



#### **USC Viterbi School of Engineerin**

### Generating <sup>a</sup> State Diagram

- Start with states to fetch instruction, increment PC, & decode it
	- These are common to any instruction because at this point we don't know what instruction it is
- Once decoded use a \_\_\_\_\_\_\_\_ sequence of states for each instruction

– One state for each sub-operation of each instruction

- Goal is to find state breakdown that leads to short, equal timed steps
	- Short: Shorter the time delay of the step => \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
	- Equal-timed: Clock cycle is set by the slowest state; if the delays in states are poorly balanced, some states will have to pay a longer delay even though they don't need it

**IorD=0 IRWrite ALUSelB=01ALUOp=00**

 $© Mark Redekopp, All rights reserve$ 

**ISC Viterbi** 



#### hool of Engineering State 0 <sup>=</sup> Fetch **MemRead ALUSelA=0** IorDPCSourcePCWrite  $ADID<sub>p</sub>$ Control **PCWriteCond** Unit **IRWrit** Zero



#### **USC Viterbi** chool of Engineerine



**© Mark Redekopp, All rights reserved**

### **Questions**

- After state 0 (fetch) we store the instruction in the IR, after state 1 when we fetch register operands do we need to store operands in temp reg's (e.g. AReg, BReg)?
- Do we need RegReadA, RegReadB control signals?





#### **USC Viterbi** School of Engineering









**© Mark Redekopp, All rights reserved**

- $\bullet~$  For R-Type or LW…
	- Can we turn on RegWrite one state earlier?

– Can we set the RegDst signal earlier?

W



