



Introduction to Digital Logic

Lecture 13: Demuxes Adders Overflow Carry-Lookahead Adders

© Mark Redekopp, All rights reserved





DEMULTIPLEXERS

© Mark Redekopp, All rights reserved






Demultiplexers

- Perform opposite function of multiplexers
- Pass the input to one selected output
- In general
 - 1 input
 - 2ⁿ outputs
 - n select bits


S ₁	S ₀	D ₀	D ₁	D_2	D_3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D



USC Viterbi School of Engineering




Demultiplexers










© Mark Redekopp, All rights reserved








1-to-4 Demux








1-to-4 Demux








1-to-4 Demux





Demultiplexers and Decoders

 Demultiplexers are actually just decoders w/ an enable (must have an enable)








Mux Active Levels

- We don't think of mux inputs/outputs as active or inactive
- Instead we count how many inversions "a single path" hits from input to output (don't count total inversions) and list the mux as "inverting" (odd # of inversions) or noninverting (even # of inversions)



Non-Inverting Mux

Inverting Mux

Inverting Mux


Non-Inverting Mux


© Mark Redekopp, All rights reserved






Demux Active Levels






Non-Inverting Demux

Inverting Demux





Inverting Demux

Non-Inverting Demux





ADDERS

© Mark Redekopp, All rights reserved






Addition – Half Adders

- Addition is done in columns
 - Inputs are the bit of X, Y
 - Outputs are the Sum Bit and Carry-Out (C_{out})
- Design a Half-Adder (HA) circuit that takes in X and Y and outputs S and C_{out}

X	Y	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0







Adder Intro

- Design a circuit to add two 4-bit numbers, X[3:0] and Y[3:0]
 - How many inputs?
 - Can we use K-Maps or Minterms or decoders + an OR gate, etc?

$$0110 = X$$


+ 0111 = Y
1101





Addition – Half Adders

- We'd like to use one adder circuit for each column of addition
- Problem:
 - No place for Carry-out of last adder circuit
- Solution
 - Redesign adder circuit to include an input for the carry








- Add a Carry-In input(C_{in})
- New circuit is called a Full Adder (FA)

Х	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1







• Find the minimal 2-level implementations for Cout and S...


Х	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1






Full Adder Logic

- S = X xor Y xor Cin
 - Recall: XOR is defined as true when ODD number of inputs are true...exactly when the sum bit should be 1




- Cout = XY + XCin + Ycin
 - Carry when sum is 2 or more (i.e. when at least 2 inputs are 1)
 - Circuit is just checking all combinations of 2 inputs
















0110

0111

• Connect bits of top number to X inputs

╋








Connect bits of bottom number to Y inputs

0110 = X- 0111 = Y








- Be sure to connect first C_{in} to 0

0110 = X+ 0111 = Y








Use 1 Full Adder for each column of addition
 01100
 0110 = X

+ 0111 = Y


1101








• Use 1 Full Adder for each column of addition



O


























• To subtract - Flip bits of Y - Add 1 0101 = X 0101 = X 0101 + 1100 1 0010









To subtract
 – Flip bits of Y

– Add 1











• To subtract - Flip bits of Y

– Add 1











= X

= Y

• To subtract 0101- Flip bits of Y -0011- Add 1



0101







OVERFLOW

© Mark Redekopp, All rights reserved






Overflow

- Overflow occurs when the result of an arithmetic operation is too large to be represented with the given number of bits
 - Unsigned overflow occurs when adding or subtracting unsigned numbers
 - Signed (2's complement overflow) overflow occurs when adding or subtracting 2's complement numbers





Unsigned Overflow




10 + 7 = 17

With 4-bit *unsigned* numbers we can only represent 0 - 15. Thus, we say overflow has occurred.

USC Viterbi



2's Complement Overflow



Overflow occurs when you cross this discontinuity





Testing for Overflow

- Most fundamental test
 - Check if answer is wrong (i.e. Positive + Positive yields a negative)
- Unsigned overflow test
 - If carry-out of final position equals '1'
- Signed (2's complement) overflow test
 - Only occurs if two positives are added and result is negative or two negatives are added and result is positive
 - Alternate test: if carry-in and carry-out of final position are different





Testing for Unsigned Overflow

Unsigned Overflow test

– Unsigned Addition: If final carry-out = 1

$$\begin{array}{ccc} 1011 & & 1011 \\ + & 0110 & & + & 0011 \end{array}$$






Testing for Unsigned Overflow

Unsigned Overflow test

- Unsigned Addition: If final carry-out = 1







Testing for 2's Comp. Overflow

- 2's Complement Overflow Occurs If...
 - Test 1: If pos. + pos. = neg. or neg. + neg. = pos.
 - Test 2: If carry-in to MSB position and carry-out of MSB position are different

$$\begin{array}{cccc} 0101 & (5) & 1100 & (-4) \\ + & 0110 & (6) & + & 1001 & (-7) \\ \end{array}$$


$$\begin{array}{cccc} 0011 & (3) & 1110 & (-2) \\ + & 0010 & (2) & + & 1010 & (-6) \end{array}$$





Testing for 2's Comp. Overflow

- 2's Complement Overflow Occurs If...
 - Test 1: If pos. + pos. = neg. or neg. + neg. = pos.
 - Test 2: If carry-in to MSB position and carry-out of MSB position are different








Checking for Overflow

 Produce additional outputs to indicate if unsigned (UOV) or signed (SOV) overflow has occurred








ADDER DELAY

© Mark Redekopp, All rights reserved





- A chain of full adders presents an interesting timing analysis problem
- To correctly compute its own Sum and Carry-out, each full adder requires the carry-out bit from the previous full adder
- Because hardware works in parallel, the full adders further down the chain may momentarily produce the wrong outputs because the carry has not had time to propagate to them








Timing Example

 Assume that we were adding one set of inputs and then change to a new set of inputs:




© Mark Redekopp, All rights reserved






• At the time just before we enter the new input values, all carries are 0's







 Now we enter the new inputs and all the FA's starting adding their respective inputs




© Mark Redekopp, All rights reserved





• Each adder computes from the current inputs (notice the sum of 1110 is incorrect at this point)




Now the carries are all based off the new inputs






• The carry is "rippling" through each adder







• The carry is "rippling" through each adder










 Only after the carry propagates through all the adders is the sum valid and correct









"Ripple-Carry" Adder

- The longest path through a chain of full adders is the carry path
- We say that the carry "ripples" through the adder










Ripple Carry Adder Delay

 An n-bit ripple carry adder has a worst case delay proportional to n (i.e. n-bits => n columns of addition => n-full adders)







Glitches

• Transient, incorrect output values due to differing arrival times of gate inputs





Output Glitches

- Delay of the carry causes glitches on the sum bits
- Glitch = momentarily, incorrect output value

Х

C_{out}Adder

Full

S

late

early

Full

S

→**1**→0


CoutAdder

0→**0**

Cin

0→1

Х








Critical Path

Critical Path = Longest possible delay path

Assume $t_{sum} = 5$ ns,

t_{carry}= 4 ns



Critical Path






Ripple Carry Adders

 Ripple-carry adders (RCA) are slow due to carry propagation

– At least 2 levels of logic per full adder







Fast Adders

- Rather than calculating one carry at a time and passing it down the chain, can we compute a group of carries at the same time
- To do this, let us define some new signals for each column of addition:
 - p_i = Propagate: This column will propagate a carry-in (if there is one) to the carry-out.

 p_i is true when A_i or B_i is $1 \Rightarrow p_i = A_i + B_i$

- g_i = Generate: This column will generate a carry-out whether or not the carry-in is '1'

 g_i is true when A_i and B_i is $1 \Rightarrow g_i = A_i \cdot B_i$

• Using these signals, we can define the carry-out (c_{i+1}) as:

$$c_{i+1} = g_i + p_i c_i$$





Carry Lookahead Logic

- Define each carry in terms of p_i, g_i and the initial carry-in (c₀) and not in terms of carry chain (intermediate carries: c1,c2,c3,...)
- c1 =
- c2 =
- c3 =
- c4 =





Carry Lookahead Logic

Define each carry in terms of p_i, g_i and the initial carry-in (c₀) and not in terms of carry chain (intermediate carries: c1,c2,c3,...)

•
$$c1 = g_0 + p_0 c_0$$


- $c2 = g_1 + p_1c_1 = g_1 + p_1g_0 + p_1p_0c_0$
- c3 = ...
- c4 = ...






Carry Lookahead Analogy

- Consider the carry-chain like a long tube broken into segments. Each segment is controlled by a valve (propagate signal) and can insert a fluid into that segment (generate signal)
- The carry-out of the diagram below will be true if g1 is true or p1 is true and g0 is true, or p1, p0 and c1 is true



USC Viterbi School of Engineering






© Mark Redekopp, All rights reserved





Carry Lookahead Adder

- Use carry-lookahead logic to generate all the carries in one shot and then create the sum
- Example 4-bit CLA shown below








Carry Lookahead Adder

- Use carry-lookahead logic to generate all the carries in one shot and then create the sum
- Example 4-bit CLA shown below








4-bit Adders

 74LS283 chip implements a 4-bit adder using CLA methodology








16-Bit CLA

• At this point we should probably stop as we have a 5-input gate in our equation



What's the difference between the equation for G here and C4 on the previous slides Define P and G as the overall Propagate and Generate signals for a set of 4 bits P = $p3 \cdot p2 \cdot p1 \cdot p0$

$$G = g3 + p3 \cdot g2 + p3 \cdot p2 \cdot g1 + p3 \cdot p2 \cdot p1 \cdot g0$$

© Mark Redekopp, All rights reserved





16-bit CLA Closer Look

- Each 4-bit CLA only propagates its overall carry-in if each of the 4 columns propagates:
 - − P0 = p3• p2 •p1 •p0
 - − P1 = p7• p6 •p5 •p4
 - − P2 = p11• p10 •p9 •p8
 - − P3 = p15• p14 •p13 •p12
- Each 4-bit CLA generates a carry if any column generates and the more significant columns propagate
 - $G0 = g3 + (p3 \bullet g2) + (p3 \bullet p2 \bullet g1) + (p3 \bullet p2 \bullet p1 \bullet g0)$
 - ...

- ...

- $G3 = g15 + (p15 \bullet g14) + (p15 \bullet p14 \bullet g13) + (p15 \bullet p14 \bullet p13 \bullet g12)$
- The higher order CLL logic (producing C4,C8,C12,C16) then is realized as:
 - (C4) =>C1 = G0 + (P0 •c0)

- $(C16) = C4 = G3 + (P3 \bullet G2) + (P3 \bullet P2 \bullet G1) + (P3 \bullet P2 \bullet P1 \bullet G0) + (P3 \bullet P2 \bullet P1 \bullet P0 \bullet c0)$

• These equations are exactly the same CLL logic we derived earlier






C0

16-Bit CLA

• Understanding 16-bit CLA hierarchy...








C0

64-Bit CLA

• We can reuse the same CLL logic to build a 64-bit CLA



= ____ = Delay in producing S63
Is the delay in producing s63 the same as in s35?

- = ____ = Delay in producing S2
- = ____ = Delay in producing S0

- = ____ = Delay in producing pi*,gi*
- = ____ = Delay in producing Pj**,Gj**
- = ____ = Delay in producing C48
- = ____ = Delay in producing C60
- = ____ = Delay in producing C63
- = ____ = Delay in producing S63
- = _____ Total Delay

 \mathbf{V}