

# EE 457 Unit 6c


## Control Hazards

# Control Hazards

- Control (branch) hazards are named such because they deal with issues related to program control instructions (branch, jump, subroutine call, etc.)
- There is some delay in determining a branch or jump instruction and thus incorrect instructions may already be in the pipeline

40:	BEQ	\$1, \$3, 28
44:	AND	\$12, \$2, \$5
48:	OR	\$13, \$6, \$2
52:	ADD	\$14, \$2, \$2
...		
72:	LW	\$4, 50 (\$7)


# An Opening Example



- How can we solve this problem?


# Option 1: Stalling

- Option 1:** Start stalling the pipeline as soon as you detect that it is a branch and keep stalling until you know the outcome




## Option 2: Flushing

- Option 2: Pipeline assumes sequential execution by default. Optimistically assume sequential execution. Since the incorrectly fetched instructions are still in stages [IF, ID, EX] that do not \_\_\_\_\_ (write a register or memory) they can be safely flushed. Let us add support for this flushing...



## Option 2: Flushing


- Option 2: Pipeline assumes sequential execution by default. Optimistically assume sequential execution. Since the incorrectly fetched instructions are still in stages [IF, ID, EX] that do not alter processor state (write a register or memory) they can be safely flushed. Let us add support for this flushing...




## Flushing Strategy

- To flush we merely override the pipeline control signals to \_\_\_\_\_ similar to the stall logic
  - \_\_\_\_\_ can be re-used and triggered by a successful branch (Branch AND ALUZero = 1)
  - Stalling only dealt with ID and subsequent stages, not \_\_\_\_\_ stage
  - Successful branch requires that the instruction in IF be \_\_\_\_\_, but on the next cycle how will the \_\_\_\_\_ stage know that the bits in the \_\_\_\_\_ register are not a \_\_\_\_\_ instruction but a \_\_\_\_\_ instruction
- When a branch outcome is true we will...
  - Zero out the control signals in the ID, EX, MEM stages
  - Set a control bit in the \_\_\_\_\_ register that will tell the \_\_\_\_\_ stage on the \_\_\_\_\_ cycle that the instruction is INVALID


## Late Branch Determination



# Late Branch Determination




# Late Branch Determination w/ HDU fix



# Early Branch Determination

- The stage distance between \_\_\_\_\_ and \_\_\_\_\_ and \_\_\_\_\_ determines how many instructions are flushed
  - Define this number as the \_\_\_\_\_ (how many instructions/clock cycles are wasted when a branch is taken)
- If we can determine the branch outcome and target computation earlier, we can \_\_\_\_\_ this penalty
- Observation: All necessary information for both branch outcome and target computation are available (late) in the \_\_\_\_\_ stage
  - Move comparison and PC+disp. operations to the \_\_\_\_\_ stage
  - Requires moving \_\_\_\_\_ since branch instructions may need data from later in the pipe.

# Early Branch Determination



## Early Determination w/ Predict NT

```

BEQ $a0,$a1,L1 (NT)
L2: ADD $s1,$t1,$t2
    SUB $t3,$t0,$s0
    OR  $s0,$t6,$t7
    BNE $s0,$s1,L2 (T)
L1: AND $t3,$t6,$t7
    SW  $t5,0($s1)
    LW  $s2,0($s5)
    
```

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	BEQ				
C2	ADD	BEQ			
C3	SUB	ADD	BEQ		
C4	OR	SUB	ADD	BEQ	
C5	BNE	OR	SUB	ADD	BEQ
C6					
C7					
C8					
C9					
C10					

Using early determination & predict NT keeps the pipeline full when we are correct and has a \_\_\_\_\_ instruction penalty for our 5-stage pipeline

## Branch Delay Slots


- Problem: After a branch we fetch instructions that we are not sure should be executed
- Idea: Find an instruction(s) that should \_\_\_\_\_ be executed (independent of whether branch is \_\_ or \_\_), move them to directly after the branch, and have HW just let them be \_\_\_\_\_ no matter what the branch outcome is
- Branch delay slot(s) = \_\_\_\_\_ that the HW will execute after a branch and not flush
  - Assuming early branch determination (i.e. in decode), only need 1 delay slot

## Branch Delay Slot Example

```

lw  $s3,0($s4)
add $s0,$s1,$s2
beq $s3,$t8, NEXT
delay slot instruc.
...
    
```

Assume a single instruction delay slot (as with our updated early determination pipeline)



Flowchart perspective of the delay slot

Move an ALWAYS executed instruction down into the delay slot and let it execute no matter what

## Implementing Branch Delay Slots

- HW will define the number of branch delay slots (usually a small number...1 or 2)
- Compiler will be responsible for arranging instructions to fill the delay slots
  - Must find instructions that the branch does NOT DEPEND on
  - If no instructions can be rearranged, can always insert NOP instructions and just waste those cycles

```

lw  $s3,0($s4)
add $s0,$s1,$s2
beq $s3,$t8, NEXT
delay slot instruc.
...
    
```

Cannot move 'lw' into delay slot because beq needs the \$s3 value generated by it

```

lw  $s3,0($s4)
add $t8,$s1,$s2
beq $s3,$t8, NEXT
nop
...
    
```

If no instruction can be found a 'nop' can be inserted by the compiler

## Early Determination w/ Delay Slot

```

XOR $s1,$s1,$s1
L2: ADD $s1,$t1,$t2
    SUB $t3,$t0,$s6
    OR  $s0,$t6,$t7
    BNE $s0,$s1,L2 (T,NT)
L1: AND $t3,$t6,$t7
    SW  $t5,0($s1)
    LW  $s2,0($s5)
    
```

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	XOR				
C2					
C3					
C4					
C5					
C6					
C7					
C8					
C9					
C10					

By scheduling the delay slot with an earlier instruction we incur no stalls/bubbles and don't have to "predict" the branch

## How Good is the Compiler?

- Source: Hennessey and Patterson, "Computer Architecture – A Quantitative Approach", 2<sup>nd</sup> Ed. Pg. 169
- How many delay slots should be use?
  - While delay slots seem to improve performance, the benefit depends on the compiler's ability to fill them with useful instructions
  - One of more NOP's in the delay slots but increase the instruction count

# of Delay Slots	Compiler Fills #Useful + #NOPs	Loss of Cycles if taken	Loss of Cycles if not taken	Assume 60%Taken + 40% Not Taken Loss of Cycles	Compiler filling prob.	Loss of cycles (Expectation)	Instruction increasing factor
0		3	0	$3*0.6 + 0*0.4=1.8$	100%	1.8	1
1	1 Use + 0 NOP				65%	1.55	1.35
	0 Use + 1 NOP				35%		
2	2 Use + 0 NOP				40%	1.55	1.95
	1 Use + 1 NOP				25%		
	0 Use + 2 NOP				35%		
3	3 Use + 0 NOP				12%	1.83	2.83
	2 Use + 1 NOP				28%		
	1 Use + 2 NOP				25%		
	0 Use + 3 NOP				35%		

## Other Delay Slots?

- Recall that a LW followed by a dependent instruction requires our HDU logic to insert 1 bubble (stall for 1 cycle)
- The MIPS ISA could "declare" a delay slot...
- ...This means the compiler \_\_\_\_\_ schedule a dependent instruction into the delay slot after a LW
  - If necessary compiler can follow the LW with a 'nop'
- If the ISA declares a LW delay slot do we need the HDU?