

EE 457 Unit 6b

Data Hazards


Data Hazards

- Consider the data dependencies in the following sequence
 - The last four are all dependent on register \$2
- But because of pipelining the instructions **and**, **or**, **add** could _____ before the **sub** writes its new result
- This is called a _____ more specifically a **RAW** (_____) Hazard
 - If the RAW hazards is not handled, incorrect program execution may result

```

SUB  $2, $1, $3
AND  $12, $2, $5
OR   $13, $6, $2
ADD  $14, $2, $2
SW   $15, 100($2)
    
```


An Opening Example



- Can the compiler solve this problem w/o hardware help?

An Opening Example

- The compiler's solution is to insert **nop** (_____) instructions
- The effect is to push the dependency later in time



Control for Data Hazards

- Two hardware solutions
 - _____
 - _____
- Stall Strategy:
 - Detect the hazard and stall the dependent instructions in the pipeline until the _____
 - Stalling is achieved by sending _____ forward into the pipe and not updating the stalled stage registers

Stalling Strategy

- Since we must be careful not to read a _____ register value from the register file, we should detect hazards in the ID stage and stall the instruction there!
 - If an instruction stalls, all instructions behind it _____
 - All instructions in front of it are _____
 - Insert "bubbles" into the _____ (set all control signals to 0 so no incorrect behavior takes place)

LW \$t1,4(\$s0)
ADD \$t5,\$t1,\$t4

	Fetch	Decode	Exec.	Mem.	WB
C1	LW				
C2	ADD	LW			
C3	i	ADD	LW		
C4	i	ADD	nop	LW	
C5	i	ADD	nop	nop	LW
C6	i	ADD	nop	nop	nop
C7	i+1	i	ADD	nop	nop
C8	i+2	i+1	i	ADD	nop

Using Stalls to Handle Dependencies (Data Hazards)

Detecting Data Hazards


- Need to stall if an instruction in the last 3 stages is going to write a register the currently decoding instruction wants to read (i.e. READ-AFTER-WRITE)
- How would we know if an instruction in the pipe is going to write a register than an instruction in ID wants to read?
 - By comparing register ID values!!

Cases for Detecting Data Dependencies

1a. ID/EX. _____ and ID/EX.WriteRegister == IF/ID.ReadRegister1
 1b. ID/EX. _____ and ID/EX.WriteRegister == IF/ID.ReadRegister2
 2a. EX/MEM. _____ and EX/MEM.WriteRegister == IF/ID.ReadRegister1
 2b. EX/MEM. _____ and EX/MEM.WriteRegister == IF/ID.ReadRegister2
 3a. MEM/WB. _____ and MEM/WB.WriteRegister == IF/ID.ReadRegister1
 3b. MEM/WB. _____ and MEM/WB.WriteRegister == IF/ID.ReadRegister2

Hazard Detection Unit I/O

- Only stall if a Write register in one of the last 3 stages matches one of the read registers in the ID stage



HDU Operation

Hazard	Detection
EX Hazard	ID/EX RegWrite and ((ID/EX.WriteRegister = IF/ID.ReadRegister1) or (ID/EX.WriteRegister = IF/ID.ReadRegister2))
MEM Hazard	EX/MEM RegWrite and ((EX/MEM.WriteRegister = IF/ID.ReadRegister1) or (EX/MEM.WriteRegister = IF/ID.ReadRegister2))
WB Hazard	MEM/WB RegWrite and ((MEM/WB.WriteRegister = IF/ID.ReadRegister1) or (MEM/WB.WriteRegister = IF/ID.ReadRegister2))

HDU Implementation

- How long do we stall
 - If the hazard exists in the EX stage, we need to insert ___ bubbles (wait _____) before restarting the pipeline
 - If the hazard exists in the WB stage we only need to insert __ bubble (wait _____ cycle)
- So since the delay is time dependent does the HDU require a counter or state machine?
 - _____ The producer instruction will keep _____ and eventually clear. The HDU works by simply checking if _____ hazard exists in the forward stages and inserts a bubble into the ID/EX stage register
 - If an EX hazard exists it will take 3 cycles to clear and thus the HDU will detect an EX hazard in one clock, a MEM hazard in the next, and a WB hazard in the third inserting a bubble for each of these cycle = 3 bubbles

HDU Logic

- Detection logic requires _____ -bit comparators along with some AND and OR gates
- Upon detection, HDU inserts a bubble into the ID/EX stage register
 - Bubble = HW generated NOP = Turn all control signals to zeros

HDU Implementation

- What if two hazards exist at the same time
 - Again, any hazard should cause a bubble
 - The producing instructions will continue to move forward and eventually clear

SUB	\$2	\$1, \$3
AND	\$4	\$2, \$5
OR	\$8, \$2	\$6
ADD	\$9, \$4	\$2
SLT	\$1, \$6, \$7	


	Fetch	Decode	Exec.	Mem.	WB
C1	SUB				
C2	AND	SUB			
C3	OR	AND	SUB		
C4					
C5					
C6					
C7					
C8					
C9					

Register Forwarding/Bypassing

REDUCING DATA HAZARDS


Key Idea

While \$2 is not written until WB stage, the subtraction result is available at the end of the DM stage (beginning of the Reg stage) and can be forwarded to dependent instructions




Register File Internal Forwarding

- Internal Forwarding:
 - Value read = Value being written



Forwarding Unit



Mux Control	Source	Explanation
ALUSelA & ALUSelB = 00	ID/EX	The first (if ALUSelA) and/or second (ALUSelB) ALU input comes from the normal ID/EX stage register
ALUSelA & ALUSelB = 01	EX/MEM	The first (if ALUSelA) and/or second (ALUSelB) ALU input comes from the prior ALU result in the EX/MEM stage reg.
ALUSelA & ALUSelB = 10	MEM/WB	The first (if ALUSelA) and/or second (ALUSelB) ALU input comes from the data memory or earlier ALU result

Forwarding Unit Addition

- Remove the old HDU in the ID stage
- Add a new Forwarding Unit (FU) in the EX stage
 - Like HDU it services dependent instructions
 - Compares write register ID's in later stages to read register ID's in earlier stages

Forwarding Unit vs. HDU

- Since the HDU stalled instructions in the ID stage it needed to compare 2 source ID's with 3 destination ID's
- Because we let instructions fetch stale register values and just replace them in the EX (or MEM) stage, the forwarding Unit compares 2 source ID's with 2 destination ID's
- HDU had 6 comparators while the FU requires 4

Hazards

- EX Hazard
 - HDU: Hazard occurs if data dependence between ID and EX stages
 - FU: Between EX and MEM stage
- MEM Hazard
 - HDU: Hazard occurs if data dependence between ID and MEM stages
 - FU: Between EX and WB stages
- Idea: Hazard is named based on who _____ the data the *dependent instruction* needs

Hazard Definitions

- EX Hazard
 - If [_____
and (*EX/MEM.WriteReg* != 0)
and (_____)]
 - Then EX1 = True
 - If (*EX1 = True*) then ALUSelA = ____
- MEM Hazard
 - If [_____
and (*EX/MEM.WriteReg* != 0)
and (_____)]
 - Then EX2 = True
 - If (*EX2 = True*) then ALUSelB = ____

Hazard Definitions

- MEM Hazard

If [MEM/WB.RegWrite
and (MEM/WB.WriteReg != 0)
and (MEM/WB.WriteReg = ID/EX.ReadReg1)
and (_____)]


Then ALUSelA = _____

If [MEM/WB.RegWrite
and (MEM/WB.WriteReg != 0)
and (MEM/WB.WriteReg = ID/EX.ReadReg2)
and (_____)]

Then ALUSelB = _____

An EX Hazard should prevail over a MEM hazard since the EX hazard has the latest data


EX Priority Example



Instruction	Explanation (Assume init value of \$2 = 0x03 and \$1 = 0x01)
1	Add \$2,\$2,\$1 New \$2 should equal 0x04
2	Add \$2,\$2,\$1 New \$2 should equal 0x05
3	Add \$2,\$2,\$1 New \$2 should equal 0x06
4	sub \$4,\$2,\$1 ...

Who should help instruction 3?
Instruc. 2 or 1


Different Forward Sources



Instruction		
1	Add \$2,\$1,\$3	
2	Or \$4,\$2,\$5	
3	And \$8,\$2,\$4	

Who should help instruction 3?


Don't Declare Success Yet



Instruction		
1	LW \$2, 100(\$4)	
2	And \$12,\$2,\$1	
3	Sub \$8,\$2,\$4	

Is the new value of register \$2 available for forwarding when 'and' needs it?

Understanding the Problem



- What can we do to solve this problem? _____

Back to the HDU

- Re-introduce the HDU to handle the case of a LW immediately followed by a dependent instruction

LW \$2, 100(\$1)
AND \$12, \$2, \$5
OR \$13, \$6, \$2
ADD \$14, \$2, \$2
SW \$15, 100(\$2)


- EX Hazard:
If (ID/EX.RegWrite and ID/EX.RegDst = 0 and (ID/EX.WriteRegRt = IF/ID.ReadReg1 or ID/EX.WriteRegRt = IF/ID.ReadReg2))
Then

Note: We use RegDst = 0 to indicate the instruction in ID/EX is an LW. We could also use _____ or even _____

	Fetch	Decode	Exec.	Mem.	WB
C1	LW				
C2	AND	LW			
C3	OR	AND	LW		
C4					
C5					
C6					
C7					

Stall the Pipeline

Back to the HDU



One More Consideration

- Consider the sequence shown to the right
- Is there a dependency?

SUB \$2, \$1, \$3
SW \$2, 40(\$6)

- Do we have the forwarding paths to handle this dependency?

– At first glance _____

– But we can _____ and use our _____

	Fetch	Decode	Exec.	Mem.	WB
C1	SUB				
C2	SW	SUB			
C3	i	SW	SUB		
C4	i+1	i	SW	SUB	
C5	i+2	i+1	i	SW	SUB

	Fetch	Decode	Exec.	Mem.	WB
C1	SUB				
C2	SW	SUB			
C3	i	SW	SUB		
C4	i+1	i	SW	SUB	
C5	i+2	i+1	i	SW	SUB

Dealing with Memory Dependency

