



connected

- Values a through f (for hexadecimal base) are case-insensitive
- Examples: ٠

٠

z[2:0]

٠

- 4'b0000 // 4-bits **b**inary
- 6'b101101 // 6-bits binary
- 8'hfC // 8-bits in hex
- Decimal is default
- 17 // 17 decimal converted to appropriate # of unsigned bits



USC Viterbi School of Engineering USC Viterbi

• Advantages:

٠

- Easier to specify
- Synthesis tool can pick appropriate implementation (for speed / area / etc.)

module incrementer (a, z); input [3:0] a; output [3:0] z; assign z = a + 1'b1; endmodule Could instantiate a ripplecarry adder, a fast carrylookahead adder, etc. as needed

C16

- Non-blocking / Blocking assignment (<=, =)
- Arithmetic (+, -, *, /, %)
- Relational (<, <=, >, >=)
- Equality (= =, !=, = = = , ! = =)
- Logical (&&, ||, !)
- Bitwise (~, &, |, ^, ~^)
- Reduction (&, ~&, |, ~|, ^, ~^)
- Shift (<<, >>)
- Conditional (?:)
- Concatenation and replication

Multi-bit (Vector) Signals

module m1(x,f);

USCViterb

- Reference individual bits or groups of bits by placing the desired index in brackets (e.g. x[3] or x[2:1])
- Form vector from individual signals by placing signals in brackets (i.e. { }) and separate with commas

```
input [2:0] x;
output f;
// f = minterm 5
assign f = x[2] & ~x[1] & x[0];
endmodule
module incrementer(a, x, y, z);
input [2:0] a;
output x, y, z;
assign {x, y, z} = a + 1;
endmodule
```

```
Assign Statement
```

- Used for combinational logic expressions (must output to a 'wire' signal type)
- Can be used anywhere in the body of a module's code
- All 'assign' statements run in parallel
- Change of any signal on RHS (righthand side) triggers re-evaluation of LHS (output)
- Format:
 - assign output = expr;
 - '&' means AND
 - '|' means OR
 - '~' means NOT
 - '^' means XOR



module m1(c16,c8,c4,f);

f;

input

endmodule

output

c16,c8,c4;

assign f = ~(c16 & (c8 | c4));

USCViterbi

More Assign Statement

- Can be used with other operators besides simple logic functions
 - Arithmetic (+, -, *, /, %=modulo/remainder)
 - Shifting (<<, >>)
 - Relational
 - (<, <=, >, >=, !=, ==)
 - Produces a single bit output ('1' = true / '0' false)
 - Conditional operator (?:)
 - Syntax: condition ? statement_if_true : statement_if_false;

```
module m1(x,y,sub,s,cout,d,z,f,q);
 input
           [3:0] x,y;
 input
                  sub;
 output
           [3:0] s,d;
           [3:0] z;
 output
 output
                 cout, f, g;
 assign \{cout, s\} = \{0, x\} + \{0, y\};
 assign d = x - y;
 assign f = (x == 4'h5);
 assign g = (y < 0);
 assign z = (sub==1) ? x-y : x+y;
endmodule
```

USCViterbi

Sample "Assign" statements

Always Block (Combinational)

- Primary unit of parallelism in code
 - 'always' and 'assign' statements run in parallel
 - Statements w/in always blocks are executed sequentially
- Format
 - always @(sensitivity list) begin statements end
- Always blocks are "executed" when there is a change in a signal in the sensitivity list
- When modeling combinational logic, sensitivity lists should include ALL inputs (i.e. all signals in the RHS's)
- Generation of a signal must be done within a single always block (not spread across multiple always blocks)
 - Signals generated in an always block must be declared type 'reg'

input [3:0] a,b; input sub; output reg [3:0] s; reg [3:0] newb; always @(b,sub) begin if(sub == 1) newb = ~b; else newb = b; end always @* begin

module addsub(a,b,sub,s);

USCViterbi

s = a + newb + sub; end endmodule

USCViterb

USC Viterbi (19)

Always Block (Sequential)

- Flip-flops (sequential logic) are modeled using an always block sensitive to the edge (posedge or negedge) of the clock
 - block will only be executed on the positive edge of the clock
- Use the non-blocking assignment operator (<=) in clocked "always" blocks

```
module accumulator(x,z,clk,rst);
input [3:0] x;
input clk,rst;
output [3:0] z;
reg [3:0] z;
always @(posedge clk)
begin
if(rst == 1)
z <= 4'b0000;
else
z <= z + x;</pre>
```

end

endmodule

Procedural Statements

- Must appear inside an *always* or *initial* block
- Procedural statements include
 - if...else if...else...
 - case statement
 - for loop (usually unnecessary for describing logic)
 - while loop (usually unnecessary for describing logic)

If...Else If...Else Statements

USCViterbi

•	Syntax	<pre>// 4-to-1 mux description</pre>
	if(expr)	always @(i0,i1,i2,i3,sel)
	bogin	begin
	begin	if(sel == 2'b00)
	statements;	y <= i0;
		else if(sel == 2'b01)
	ena	v <= i1;
	else if(expr)	else if(sel == 2'b10)
	statomont.	y <= i2;
	statement,	else
	else	y <= i3;
	statement.	end
	statement,	

 If multiple statements as the body of *if...else if...else* then enclose in *begin...end* construct

Case Statements

• Syntax



USCViter

- Default statement is optional
- If multiple statements as the body of an option then enclose in *begin...end* construct

USC Viterbi School of Engineer Traffic Light State Machine

module trafficlight(s1, s2, clk, rst, msg, ssg, mtg,	always @(posedge clk)
msr, ssr, mtr);	begin
input s1, s2, clk, rst;	if(rst == 1)
output msg, ssg, mtg, msr, ssr, mtr;	state <= SS;
	else
reg msg, ssg, mtg, msr, ssr, mtr;	<pre>state <= state_d;</pre>
	end
reg [1:0] state;	
reg [1:0] state_d;	always @(state)
wire s;	begin
parameter MT = 2'b11;	mtg <= 0; msg <= 0; ssg <= 0;
parameter MS = 2'b10;	mtr <= 0; msr <= 0; ssr <= 0;
parameter SS = 2'b00;	case(state)
	MT:
assign s = s1 s2;	begin
always @(state, s)	mtg <= 1; ssr <= 1; msr <= 1;
begin	end
if(state == MS)	MS:
<pre>state_d <= SS;</pre>	begin
else if(state == SS)	msg <= 1; ssr <= 1; mtr <= 1;
if(s == 1)	end
<pre>state_d <= MT;</pre>	ss:
else	begin
<pre>state_d <= MS;</pre>	ssg <= 1: msr <= 1: mtr <= 1:
else // state == MT	end
<pre>state_d <= MS;</pre>	endcase
end	end
	endmodule
	endmodule

Understanding Simulation Timing

- When expressing parallelism, an understanding of how time works is crucial
- Even though 'always' and 'assign' statements specify operations to be run in parallel, simulator tools run on traditional computers that can only execute sequential operations
- To maintain the appearance of parallelism, the simulator keeps track of events in a sorted event queue and updates signal values at appropriate times, triggering more statements to be executed

Explicit Time Delays

- In testbenches, explicit delays can be specified using '# delay'
 - When this is done, the RHS of the expression is evaluated at time t but the LHS is not updated until t+delay

a = 1

a = 0 b = 0

a = 1

0 ns

5 ns

5 ns 7 ns **USC** Viterbi

Simulator Event Queue

Explicit Time Delays

 Assignments to the same signal without an intervening delay will cause only the last assignment to be seen

<pre>module m1_tb; reg a,b,c; wire w,x,y,z;</pre>
assign a = 1;
#5 // delay 5 ns (ns = default)
assign a = 0;
assign a = 1;

Simulator Event Queue

Event
a = 1
a = Ø→1
b = 0
a = 1

USC Viterbi 27

Explicit Propagation Delay

- When modeling logic, explicit propagation delays can be inserted
 - Normally behavioral descriptions should avoid this since the delays will be determined by the synthesis tools
- Verilog supports different propagation delay paradigms
- One paradigm is to specify the delay with the RHS of an assignment in an always block.
- When this is done, the RHS of the expression is evaluated at time *t* but the LHS is not updated until *t+delay*
- This is called "transport" delay since we are specifying the time to transport the value from inputs to output

<pre>module m1(a,b,c,w,x,y,z);</pre>	
input a,b,c;	
output w,x,y,z;	
always @(a,b,c)	
begin	
w <= #4 a ^ b;	
x <= #5 b c;	
end	
endmodule	

Time	Event
0 ns	a,b,c = 0,0,1
4 ns	w = 0
5 ns	x = 1

Simulator Event Queue

Implicit Time Delays

- Normal behavioral descriptions don't model propagation delay until the code is synthesized
- To operate correctly the simulators event queue must have some notion of what happens first, second, third, etc.
- Delta (δ) time is used
 - Delta times are purely for ordering events and all occur in "0 time"
 - The first event(s) occur at time 0 ns
 - Next event(s) occur at time $0 + \delta$
 - Next event(s) occur at time $0 + 2\delta$



Time	Event	Triggers
0 ns	a,b,c = 0,0,1	w and x assigns
0 + δ	w=0, x=1	y assign
0 + 2δ	y = 0	z assign
0 + 3δ	z = 1	Anything sensitive to z



USCViterbi **Testbench Signals UUT** Instantiation Declare signals in the module m1(x,y,z,f,q); module m1(x,y,z,f,g); ٠ Instantiate your design module testbench for the inputs and as a *component* (just like you input x,y,z; input x,y,z; output f,g; outputs of the design under instantiate a gate in you design) output f,q; . . . test • Pass the input and output endmodule . . . signals to the ports of the - inputs to your design should **Unit Under Test Unit Under Test** be declared type 'reg' in the design module my_tb; testbench (since you are For designs with more than 4 or module my tb; driving them and their value x,y,z; req 5 ports, use named mapping wire f,q; should be retained until you req x,y,z; rather than positional mapping wire f,g; m1 uut(x,y,z,f,g); change them) /* m1 uut(.x(x), .y(y), outputs from your design endmodule .z(z), .f(f), g(g)); should be declared type 'wire' since your design is driving endmodule Testbench them Testbench USC Viterbi ⁽³⁵⁾ **USC**Viterh Generating Input Stimulus (Values) Initial Block Statement module m1(x,y,z,f,g); • Tells the simulator to run this module my_tb; Now use Verilog code code just once (vs. always block input x,y,z; req x,y,z; to generate the input that runs on changes in output f,q; wire f,g; sensitivity list signals) values over a period of . . . m1 uut(x,y,z,f,g); endmodule Inside the "initial" block we can time Unit Under Test initial write code to generate values begin on the inputs to our design module my_tb; • Use "begin...end" to bracket the // input stimulus req $\mathbf{x}, \mathbf{y}, \mathbf{z};$ code (similar to { .. } in C or // code wire f,g; Java) m1 uut(x,y,z,f,g); end /* m1 uut(.x(x), .y(y), .z(z), .f(f), endmodule .q(q)); */ endmodule Testbench Testbench



USCViterbi For loop For loop Integers can also be used module my_tb; **Question**: How much time module my_tb; • passes between as program control reg a,b; reg a,b; integer i; assignments to {a,b} integer i; variables You can't do "i++" as in initial • Answer: 0 time...in fact if initial C/C++ or Java • Verilog supports 'for' begin begin you look at a waveform, for(i=0;i<4;i=i+1)</pre> for(i=0;i<4;i=i+1)</pre> loops to repeatedly {a,b} will just be equal to begin begin a.b = 00. execute a statement 1,1...you'll never see any $\{a,b\} = i;$ $\{a,b\} = i;$ then 01, then 10. other combinations #10; end • Format: then 11 end end • We must explicitly insert - for(initial condition; endmodule end time delays! endmodule end condition; increment Here, 'i' acts as a counter for a loop. statement) Each time through the loop, i is incremented and then the decimal value Now, 10 nanoseconds will pass before is converted to binary and assigned to a we start the next iteration of the loop and b USC Viterbi 43 **Generating Sequential Stimulus** ٠ Clock Generation module my_tb; clk, rst, s; reg Initialize in an initial block Continue toggling via an always always #5 clk = ~clk; process Reset generation ٠ initial begin clk = 1; rst = 1; s=0; Activate in initial block // wait 2 clocks - Deactivate after some period of @(posedge clk); time @(posedge clk); Can wait for each clock edge via rst = 0;@(posedge clk)

CLK RST S Generated stimulus

s=1; @(posedge clk); s=0; end endmodule