Single-Cycle CPU
The following exercises are taken from Hennessy and Patterson, CO&D 2\textsuperscript{nd}, 3\textsuperscript{rd}, and 4\textsuperscript{th} Ed.

1.) (6 pts.) Review your class notes.
   a. Is it required that the PC is an edge-sensitive register or can it be a level-sensitive latch? \textbf{[Must be edge-sensitive / Can be level-sensitive]}
   b. Is it essential or is only desirable to have two READ ports and one WRITE port on the register file? \textbf{[Essential / Only Desirable but not essential]}
   c. Is it required that the individual register in the register file are actually edge-sensitive registers or can they be level-sensitive latches? \textbf{[Must be edge-sensitive / Can be level-sensitive]}

2.) \textbf{(Exercise 5.2, 3rd Ed.)} (12 pts.) Consider the effect that a single stuck-at-0 fault (i.e. a defect during the manufacturing process causes that particular signal to be ‘0’ regardless of the intended design) would have for the signals shown below, in the single-cycle datapath (Figure 1) Which instruction(s), if any, will not work correctly?

   Place an ‘X’ in the entry in the table for instructions that may not work if the given signal is stuck-at-0.

   \begin{table}
   \begin{tabular}{|c|c|c|c|c|}
   \hline
   Signal & R-Type & LW & SW & BEQ \\
   \hline
   RegWrite & & & & \\
   ALUop1 & & & & \\
   ALUop0 & & & & \\
   Branch & & & & \\
   MemRead & & & & \\
   MemWrite & & & & \\
   \hline
   \end{tabular}
   \end{table}

3.) \textbf{(Exercise 5.3, 3rd Ed.)} (12 pts.) Repeat the previous exercise but now assuming stuck-at-1 faults.

   Place an ‘X’ in the entry in the table for instructions that may not work if the given signal is stuck-at-1.

   \begin{table}
   \begin{tabular}{|c|c|c|c|c|}
   \hline
   Signal & R-Type & LW & SW & BEQ \\
   \hline
   RegWrite & & & & \\
   ALUop1 & & & & \\
   ALUop0 & & & & \\
   Branch & & & & \\
   MemRead & & & & \\
   MemWrite & & & & \\
   \hline
   \end{tabular}
   \end{table}

4.) \textbf{(Exercise 5.5 2\textsuperscript{nd} Ed.)} (9 pts.) We wish to add the instruction \textit{addi} (add immediate) to the single-cycle datapath. No datapath changes or new control signals are needed. Show the
necessary value of current control signals for the execution of the `addi`. If a control
signal can be either 1 or 0, choose 0 as your answer.

<table>
<thead>
<tr>
<th>RegDst</th>
<th>ALUSrc</th>
<th>Memto-Reg</th>
<th>RegWrite</th>
<th>MemRead</th>
<th>MemWrite</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
</tr>
</thead>
<tbody>
<tr>
<td>addi</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1 - Figure 4.17 (p. 322) 4th Ed.
5.) (Exercise 5.6 2nd Ed.) (15 pts.) We wish to add the instruction jal (jump and link) to the single-cycle datapath. [Note: jal still jumps (i.e. PC = jump addr) but also stores the return address, PC+4, to register 31.] Modify the datapath to support all the current instructions (R-type, lw, sw, beq, j) and now jal by adding:

a. a single 32-bit wide 2-to-1 mux
b. a single 5-bit wide 2-to-1 mux
c. a control signal JAL

Show the value of the control signals for this instruction in the table below (use ‘X’ if the signal is a don’t care).

<table>
<thead>
<tr>
<th>Jump</th>
<th>JAL</th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>Memto-Reg</th>
<th>Reg Write</th>
<th>Mem Read</th>
<th>Mem Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
</tr>
</thead>
<tbody>
<tr>
<td>jal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 2 - Figure 4.24, page 329
6. (Adapted from Exercise 5.13 and 3rd Ed.) (6 pts.) Examine the table of control signals (Figure 4.18 in the 4th Ed.) for the single-cycle datapath from Figure 4.17 in the 4th Ed. If we did NOT want to generate the control signal RegDst, which control signals (list all workable signals) could be used in its place to achieve equivalent operation? If we did not want to generate MemtoReg, which control signals could be used in its place (without modification) to achieve equivalent operation?

<table>
<thead>
<tr>
<th>Instruction</th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>MemtoReg</th>
<th>Reg-Write</th>
<th>Mem-Read</th>
<th>Mem-Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-format</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 3 - Figure 4.18 4th Ed.

Next question is on the following page.
Exercises 7.) - 9.) are drawn from Exercise 4.10 4th Ed. on page 4.18. Consider only the times in row a.) of the tables and do not do problems for row b.

**Exercise 4.10** - In this exercise we examine how the clock cycle time of the processor affects the design of the control unit and vice versa. Problems in this exercise assume that the logic blocks used to implement the datapath have the following latencies (delays): 

<table>
<thead>
<tr>
<th>I-Mem</th>
<th>ADD</th>
<th>Each Mux</th>
<th>ALU</th>
<th>Regs</th>
<th>D-Mem</th>
<th>Sign Extend</th>
<th>Shift-left-2</th>
<th>ALU Ctrl</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. 400 ps</td>
<td>100 ps</td>
<td>30 ps</td>
<td>120 ps</td>
<td>200 ps</td>
<td>350 ps</td>
<td>20 ps</td>
<td>0 ps</td>
<td>50 ps</td>
</tr>
</tbody>
</table>

7.) **Exercise 4.10.1 4th Ed. (p. 418)** (5 pts.) – To avoid lengthening the critical path of the datapath shown in Figure 4.24 (reprinted earlier in this HW but w/o any additional JAL logic), how much time can the control unit take to generate the MemWrite signal?

Note: You need to think about when the control unit can start generating MemWrite (hint: it’s not at the beginning of the clock cycle) and when MemWrite is actually required. (Hint: since MemWrite is a write enable, it is needed at the end of the clock cycle…but you’ll need to figure out the clock cycle by considering the longest delay of any instruction (i.e. consider all instructions: R-Type, lw, sw, beq, and j and their latencies; then pick the longest latency as your clock cycle time). You can find the time for the MemWrite by subtracting the clock cycle time minus the time when the control unit can start generating MemWrite.

Hint 1: Remember, we are treating MemWrite as a write enable. Thus it only has to arrive to the memory by the clock edge. The address and/or data is what is required for the 350ns to start.

Hint 2: When you find the clock cycle time for the longest instruction, be careful to consider muxes and when they are needed/used. If for a given instruction the mux will choose input 1, then consider when that value arrives. You need not be concerned with when input value 0 arrives since you aren't choosing it.

Hint 3: The given delay of the register file is for "reading". We assume that if data and write reg. # are present by the end of the clock cycle and regwrite=1 that writing happens "Immediately" (i.e. doesn't require an additional 350 ns).
8.) Exercise 4.10.3 4th Ed. (p. 418) (28 pts.) – Which control signal in Figure 4.24 is the most critical to generate quickly and how much time does the control unit have to generate it if it wants to avoid being on the critical path?

Note: This question is asking which of all the control signals is needed the earliest and at what time is it needed. To find this, start with the clock cycle time found in the previous exercise minus I-Mem time (time from when the instruction is valid and the control unit can actually start decoding) and work backwards for all possible instructions: R-type, lw, sw, beq, and j through the necessary datapath units (i.e. MemtoReg is needed one mux delay before the end of the clock cycle, Jump is needed one mux delay before the end of the cycle, etc.) Pick the signal with the earliest time.

<table>
<thead>
<tr>
<th>Cycle time minus I-Mem minus datapath delay after that control signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>RegDst</td>
</tr>
<tr>
<td>--------</td>
</tr>
<tr>
<td>Time needed from control unit - time provided from control unit</td>
</tr>
</tbody>
</table>

9.) Exercise 4.10.4 4th Ed. (p. 418) (7 pts.) – Assume that the control unit needs the following times to generate the individual control signals as follows in the table below. What is the clock cycle time (i.e. shortest possible clock period)?

<table>
<thead>
<tr>
<th>RegDst</th>
<th>Jump</th>
<th>Branch</th>
<th>Mem Read</th>
<th>MemtoReg</th>
<th>ALUOp</th>
<th>Mem Write</th>
<th>ALUSrc</th>
<th>Reg Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>a.</td>
<td>720 ps</td>
<td>730 ps</td>
<td>600 ps</td>
<td>400 ps</td>
<td>700 ps</td>
<td>200 ps</td>
<td>710 ps</td>
<td>200 ps</td>
</tr>
</tbody>
</table>

Note: You should be able to use the values you found in problem 0 and compare them to when the control signals are actually generated (shown in the table above). Use the differences in that information to calculate the new clock cycle time. (i.e. some of the control signals will not be ready at the time they are needed. Thus we will need to increase the clock period by the difference to compensate for the late arriving control signal.)