The MC3479 is designed to drive a two–phase stepper motor in the bipolar mode. The circuit consists of four input sections, a logic decoding/sequencing section, two driver–stages for the motor coils, and an output to indicate the Phase A drive state.

- Single Supply Operation: 7.2 to 16.5 V
- 350 mA/Coil Drive Capability
- Clamp Diodes Provided for Back–EMF Suppression
- Selectable  $\overline{CW}/CCW$  and  $\overline{Full}/Half$  Step Operation
- Selectable High/Low Output Impedance (Half Step Mode)
- TTL/CMOS Compatible Inputs
- Input Hysteresis: 400 mV Minimum
- Phase Logic Can Be Initialized to Phase A
- Phase A Output Drive State Indication (Open-Collector)

# STEPPER MOTOR DRIVER


MC3479

## SEMICONDUCTOR TECHNICAL DATA



P SUFFIX PLASTIC PACKAGE CASE 648C

## **PIN CONNECTIONS**



## INPUT TRUTH TABLE

	Input Low	Input High			
<del>CW</del> /CCW	CW	CCW			
Full/Half Step	Full Step	Half Step			
OIC	Hi Z	Low Z			
Clk	Positive Edge Triggered				




Figure 1. Representative Block Diagram

#### **ORDERING INFORMATION**

Device	Operating Temperature Range	Package
MC3479P	$T_A = 0^\circ$ to +70°C	Plastic

Semiconductor Components Industries, LLC, 2001
 August, 2001 – Rev. 3

#### 1

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>M</sub>	+ 18	Vdc
Clamp Diode Cathode Voltage (Pin 1)	VD	V <sub>M</sub> + 5.0	Vdc
Driver Output Voltage	V <sub>OD</sub>	V <sub>M</sub> + 6.0	Vdc
Drive Output Current/Coil	I <sub>OD</sub>	± 500	mA
Input Voltage (Logic Controls)	V <sub>in</sub>	– 0.5 to + 7.0	Vdc
Bias/Set Current	I <sub>BS</sub>	- 10	mA
Phase A Output Voltage	V <sub>OA</sub>	+ 18	Vdc
Phase A Sink Current	I <sub>OA</sub>	20	mA
Junction Temperature	TJ	+ 150	°C
Storage Temperature Range	T <sub>stg</sub>	– 65 to + 150	°C

## **RECOMMENDED OPERATING CONDITIONS**

Characteristic	Symbol	Min	Max	Unit
Supply Voltage	V <sub>M</sub>	+ 7.2	+ 16.5	Vdc
Clamp Diode Cathode Voltage	VD	VM	V <sub>M</sub> + 4.5	Vdc
Driver Output Current (Per Coil) (Note 1)	I <sub>OD</sub>	—	350	mA
Input Voltage (Logic Controls)	V <sub>in</sub>	0	+ 5.5	Vdc
Bias/Set Current (Outputs Active)	I <sub>BS</sub>	- 300	- 75	μΑ
Phase A Output Voltage	V <sub>OA</sub>	—	V <sub>M</sub>	Vdc
Phase A Sink Current	I <sub>OA</sub>	0	8.0	mA
Operating Ambient Temperature	T <sub>A</sub>	0	+ 70	°C

**NOTE:** 1. See section on Power Dissipation in Application Information.

DC ELECTRICAL CHARACTERISTICS (Specifications apply over the recommended supply voltage and temperature range, [Notes 2, 3] unless otherwise noted.)

Characteristic	Pins	Symbol	Min	Тур	Max	Unit
INPUT LOGIC LEVELS	·					
Threshold Voltage (Low-to-High)	7, 8,	V <sub>TLH</sub>	—	_	2.0	Vdc
Threshold Voltage (High-to-Low)	9, 10	V <sub>THL</sub>	0.8		—	Vdc
Hysteresis		V <sub>HYS</sub>	0.4		—	Vdc
Current: $(V_1 = 0.4 V)$ $(V_1 = 5.5 V)$ $(V_1 = 2.7 V)$		IIL	-100 		 +100 +20	μA
DRIVER OUTPUT LEVELS						
Output High Voltage	2, 3,	V <sub>OHD</sub>	V 00			Vdc

output high voltage	2, 0,	* OHD				vuo
$(I_{BS} = -300 \ \mu\text{A})$ : $(I_{OD} = -350 \ \text{mA})$	14, 15		$V_{M} - 2.0$	—	—	
(I <sub>OD</sub> = - 0.1 mA)			$V_{M} - 1.2$	—	—	
Output Low Voltage ( $I_{BS}$ = - 300 $\mu$ A, $I_{OD}$ = 350 mA)		V <sub>OLD</sub>		_	0.8	Vdc
Differential Mode Output Voltage Difference (Note 4) $(I_{BS} = -300 \ \mu\text{A}, I_{OD} = 350 \ \text{mA})$		DV <sub>OD</sub>	_		0.15	Vdc
Common Mode Output Voltage Difference (Note 5) $(I_{BS} = -300 \ \mu\text{A}, I_{OD} = -0.1 \ \text{mA})$		CV <sub>OD</sub>	—		0.15	Vdc
Output Leakage, Hi Z State						μA
$(0 \leq V_{OD} \leq V_{M}, I_{BS} = -5.0 \mu\text{A})$		I <sub>OZ1</sub>	- 100	—	+ 100	
(0 $\leq$ V_{OD} $\leq$ V_M, I_{BS} = – 300 $\mu$ A, F/H = 2.0 V, OIC = 0.8 V)		I <sub>OZ2</sub>	- 100	—	+ 100	

NOTES: 2. Algebraic convention rather than absolute values is used to designate limit values.

2. Algorial convention after matter matter values is used to design the initiate initiates. 3. Current into a pin is designated as positive. Current out of a pin is designated as negative. 4.  $DV_{OD} = |V_{OD1,2} - V_{OD3,4}|$  where:  $V_{OD1,2} = (V_{OHD1} - V_{OLD2})$  or  $(V_{OHD2} - V_{OLD1})$ , and  $V_{OD3,4} = (V_{OHD3} - V_{OLD4})$  or  $(V_{OHD4} - V_{OLD3})$ . 5.  $CV_{OD} = |V_{OHD1} - V_{OHD2}|$  or  $|V_{OHD3} - V_{OHD4}|$ .

## DC ELECTRICAL CHARACTERISTICS (Specifications apply over the recommended supply voltage and temperature range, [Notes 2, 3] unless otherwise noted.)

Characteristic	Pins	Symbol	Min	Тур	Max	Unit
CLAMP DIODES			•			
Forward Voltage (I <sub>D</sub> = 350 mA)	1, 2, 3, 14, 15	$V_{DF}$	_	2.5	3.0	Vdc
Leakage Current (Per Diode) (Pin 1 = 21 V; Outputs = 0 V; I <sub>BS</sub> = 0 μA)		I <sub>DR</sub>	—		100	μA
PHASE A OUTPUT						
Output Low Voltage (I <sub>OA</sub> = 8.0 mA)	11	V <sub>OLA</sub>	—	_	0.4	Vdc
Off State Leakage Current (V <sub>OHA</sub> = 16.5 V)		I <sub>OHA</sub>	—	_	100	μA
POWER SUPPLY						
Power Supply Current (I <sub>OD</sub> = 0 μA, I <sub>BS</sub> = - 300 μA)	16					mA
$(L1 = V_{OHD}, L2 = V_{OLD}, L3 = V_{OHD}, L4 = V_{OLD})$		I <sub>MW</sub>	—	—	70	
(L1 = V <sub>OHD</sub> , L2 = V <sub>OLD</sub> , L3 = Hi Z, L4 = Hi Z)		I <sub>MZ</sub>	—	—	40	
$(L1 = V_{OHD}, L2 = V_{OLD}, L3 = V_{OHD}, L4 = V_{OHD})$		I <sub>MN</sub>	—	—	75	
BIAS/SET CURRENT						
To Set Phase A	6	I <sub>BS</sub>	- 5.0	_	_	μA


## PACKAGE THERMAL CHARACTERISTICS


Characteristic	Symbol	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Ambient (No Heatsink)	R <sub>θJA</sub>	—	45	—	°C/W

## AC SWITCHING CHARACTERISTICS (T<sub>A</sub> = + 25°C, V<sub>M</sub> = 12 V) (See Figures 2, 3, 4)

Characteristic	Pins	Symbol	Min	Тур	Max	Unit
Clock Frequency	7	f <sub>CK</sub>	0	_	50	kHz
Clock Pulse Width (High)	7	PW <sub>CKH</sub>	10		_	μs
Clock Pulse Width (Low)	7	PW <sub>CKL</sub>	10	_	_	μs
Bias/Set Pulse Width	6	PW <sub>BS</sub>	10	_	_	μs
Setup Time ( $\overline{CW}$ /CCW and $\overline{F}$ /HS)	10–7 9–7	t <sub>su</sub>	5.0	_	_	μs
Hold Time (CW/CCW and F/HS)	10–7 9–7	t <sub>h</sub>	10	_	_	μs
Propagation Delay (Clk-to-Driver Output)		t <sub>PCD</sub>	—	8.0	—	μs
Propagation Delay (Bias/Set-to-Driver Output)		t <sub>PBSD</sub>	—	1.0	—	μs
Propagation Delay (Clk-to-Phase A Low)	7–11	t <sub>PHLA</sub>	—	12	—	μs
Propagation Delay (Clk-to-Phase A High)	7–11	t <sub>PLHA</sub>	_	5.0	_	μs

**NOTES:** 2. Algebraic convention rather than absolute values is used to designate limit values. 3. Current into a pin is designated as positive. Current out of a pin is designated as negative.





Note:  $t_r$ ,  $t_f$  (10% to 90%) for input signals are  $\leq 25$  ns.

## Figure 3. Bias/Set Timing (Refer to Figure 2)

## **PIN FUNCTION DESCRIPTION**

Pin	No.				
20–Pin	16–Pin	Function	Symbol	Description	
20	16	Power Supply	V <sub>M</sub>	Power supply pin for both the logic circuit and the motor coil current. Voltage range is + 7.2 to + 16.5 volts.	
4, 5, 6, 7, 14, 15, 16, 17	4, 5, 12, 13	Ground	Gnd	Ground pins for the logic circuit and the motor coil current. The physical configuration of the pins aids in dissipating heat from within the IC package.	
1	1	Clamp Diode Voltage	V <sub>D</sub>	This pin is used to protect the outputs where large voltage spikes may occur as the motor coils are switched. Typically a diode is connected between this pin and Pin 16. See Figure 11.	
2, 3, 18, 19	2, 3, 14, 15	Driver Outputs	L1, L2 L3, L4	High current outputs for the motor coils. L1 and L2 are connected to one coil, and L3 and L4 to the other coil.	
8	6	Bias/Set	B/S	This pin is typically 0.7 volts below V <sub>M</sub> . The current out of this pin (through a resistor to ground) determines the maximum output sink current. If the pin is opened (I <sub>BS</sub> < 5.0 $\mu$ A) the outputs assume a high impedance condition, while the internal logic presets to a Phase A condition.	
9	7	Clock	Clk	The positive edge of the clock input switches the outputs to the next position. This input has no effect if Pin 6 is open.	
11	9	Full/Half Step	F/HS	When low (Logic "0"), each clock input pulse will cause the motor to rotate one full step. When high, each clock pulse will cause the motor to rotate one-half step. See Figure 7 for sequence.	
12	10	Clockwise/ Counterclockwise	CW/CCW	This input allows reversing the rotation of the motor. See Figure 7 for sequence.	
10	8	Output Impedance Control	OIC	This input is relevant only in the half step mode (Pin 9 > 2.0 V). When low (Logic "0"), the two driver outputs of the non–energized coil will be in a high impedance condition. When high the same driver outputs will be at a low impedance referenced to $V_M$ . See Figure 7.	
13	11	Phase A	Ph A	This open–collector output indicates (when low) that the driver outputs are in the Phase A condition (L1 = L3 = $V_{OHD}$ , L2 = L4 = $V_{OLD}$ ).	


## **APPLICATION INFORMATION**

#### General

The MC3479 integrated circuit is designed to drive a stepper positioning motor in applications such as disk drives and robotics. The outputs can provide up to 350 mA to each of two coils of a two–phase motor. The outputs change state with each low–to–high transition of the clock input, with the new output state depending on the previous state, as well as the input conditions at the logic controls.

## Outputs

The outputs (L1–L4) are high current outputs (see Figure 5), which when connected to a two–phase motor, provide two full–bridge configurations (L3 and L4 are not shown in Figure 5). The polarities applied to the motor coils depend on which transistor ( $Q_H$  or  $Q_L$ ) of each output is on, which in turn depends on the inputs and the decoding circuitry.






The maximum sink current available at the outputs is a function of the resistor connected between Pin 6 and ground (see section on  $\overline{\text{Bias}}$ /Set operation). Whenever the outputs are to be in a high impedance state, both transistors ( $Q_H$  and  $Q_L$  of Figure 5) of each output are off.

## VD

This pin allows for provision of a current path for the motor coil current during switching, in order to suppress back–EMF voltage spikes.  $V_D$  is normally connected to  $V_M$  (Pin 16) through a diode (zener or regular), a resistor, or directly. The peaks instantaneous voltage at the outputs must not exceed  $V_M$  by more than 6.0 V. The voltage drop across the internal clamping diodes must be included in this portion of the design (see Figure 6). Note the parasitic diodes (Figure 5) across each  $Q_L$  of each output provide for a complete circuit path for the switched current.



**Figure 6. Clamp Diode Characteristics** 

## Full/Half Step

When this input is at a Logic "0" (<0.8 V), the outputs change a full step with each clock cycle, with the sequence direction depending on the  $\overline{CW}/CCW$  input. There are four steps (Phase A, B, C, D) for each complete cycle of the sequencing logic. Current flows through both motor coils during each step, as shown in Figure 7.

When taken to a Logic "1" (>2.0 V), the outputs change a half step with each clock cycle, with the sequence direction depending on the  $\overline{CW}/CCW$  input. Eight steps (Phase A to  $\overline{H}$ ) result for each complete cycle of the sequencing logic. Phase A,  $\overline{C}$ ,  $\overline{E}$  and  $\overline{G}$  correspond (in polarity) to Phase A, B,  $\overline{C}$ , and  $\overline{D}$ , respectively, of the full step sequence. Phase B,  $\overline{D}$ ,  $\overline{F}$  and  $\overline{H}$  provide current to one motor coil, while de–energizing the other coil. The condition of the outputs of the de–energized coil depends on the OIC input, see Figure 7 timing diagram.

## (Figure 7) and this input is at a Logic "0" (<0.8 V), the two outputs to the de–energized coil are in a high impedance condition — $Q_L$ and $Q_H$ of both outputs (Figure 5) are off. When this input is at a Logic "1" (>2.0 V), a low impedance output is provided to the de–energized coil as both outputs have $Q_H$ on ( $Q_L$ off). To complete the low impedance path requires connecting $V_D$ to $V_M$ as described elsewhere in this data sheet.

#### **Bias/Set**

This pin can be used for three functions: a) determining the maximum output sink current; b) setting the internal logic to a known state; and c) reducing power consumption.


a) The maximum output sink current is determined by the base drive current supplied to the lower transistors ( $Q_L$ s of Figure 5) of each output, which in turn, is a function of  $I_{BS}$ . The appropriate value of  $I_{BS}$  is determined by:

#### $I_{BS} = I_{OD} \ge 0.86$

where  $I_{BS}$  is in microamps, and  $I_{OD}$  is the motor current/coil in milliamps.

## OIC

The output impedance control input determines the output impedance to the de-energized coil when operating in the half-step mode. When the outputs are in Phase B,  $\overline{D}$ ,  $\overline{F}$  or  $\overline{H}$ 



The value of  $R_B$  (between this pin and ground) is then determined by:

$$R_{B} = \frac{V_{M} - 0.7 V}{I_{BS}}$$

b) When this pin is opened (raised to  $V_M$ ) such that  $I_{BS}$  is <5.0  $\mu$ A, the internal logic is set to the Phase A condition, and the four driver outputs are put into a high impedance state. The Phase A output (Pin 11) goes active (low), and input signals at the controls are ignored during this time. Upon re–establishing  $I_{BS}$ , the driver outputs become active, and will be in the Phase A position (L1 = L3 = V<sub>OHD</sub>, L2 = L4 = V<sub>OLD</sub>). The circuit will then respond to the inputs at the controls.

The Set function (opening this pin) can be used as a power–up reset while supply voltages are settling. A CMOS logic gate (powered by  $V_M$ ) can be used to control this pin as shown in Figure 11.

c) Whenever the motor is not being stepped, power dissipation in the IC and in the motor may be lowered by reducing  $I_{BS}$ , so as to reduce the output (motor) current. Setting  $I_{BS}$  to 75  $\mu$ A will reduce the motor current, but will not reset the internal logic as described above. See Figure 12 for a suggested circuit.

#### **Power Dissipation**

The power dissipated by the MC3479 must be such that the junction temperature  $(T_J)$  does not exceed 150°C. The power dissipated can be expressed as:

 $P = (V_M \times I_M) + (2 \times I_{OD}) [(V_M - V_{OHD}) + V_{OLD}]$ where  $V_M =$  Supply voltage;

 $I_M$  = Supply current other than  $I_{OD}$ ;  $I_{OD}$  = Output current to each motor coil;


 $V_{OHD}$  = Driver output high voltage;


 $V_{OLD}$  = Driver output low voltage.

The power supply current  $(I_M)$  is obtained from Figure 8. After the power dissipation is calculated, the junction temperature can be calculated using:

$$T_J = (P \times R_{\theta JA}) + T_A$$

where  $R_{\theta JA}$  = Junction-to-ambient thermal resistance (52°C/W for the DIP, 72°C/W for the FN Package);





For example, assume an application where  $V_M = 12$  V, the motor requires 200 mA/coil, operating at room temperature with no heatsink on the IC. I<sub>BS</sub> is calculated:

$$I_{BS} = 200 \times 0.86$$
$$I_{BS} = 172 \ \mu A$$

R<sub>B</sub> is calculated:

$$R_B = (12 - 0.7) V/172 \mu A$$
  
 $R_B = 65.7 k\Omega$ 

From Figure 8,  $I_M$  (max) is determined to be 40 mA. From Figure 9,  $V_{OLD}$  is 0.46 volts, and from Figure 10,  $(V_M - V_{OHD})$  is 1.4 volts.

$$P = (12 \times 0.040) + (2 \times 0.2) (1.4 + 0.46)$$
  


$$P = 1.22 W$$
  


$$T_J = (1.22 W \times 52^{\circ}C/W) + 25^{\circ}C$$
  

$$T_T = 88^{\circ}C$$

This temperature is well below the maximum limit. If the calculated  $T_J$  had been higher than 150°C, a heatsink such as the Staver Co. V–7 Series, Aavid #5802, or Thermalloy #6012 could be used to reduce  $R_{0JA}$ . In extreme cases, forced air cooling should be considered.

The above calculation, and  $R_{0JA}$ , assumes that a ground plane is provided under the MC3479 (either or both sides of the PC board) to aid in the heat dissipation. Single nominal width traces leading from the four ground pins should be avoided as this will increase  $T_J$ , as well as provide potentially disruptive ground noise and  $I_R$  drops when switching the motor current.











Figure 12. Power Reduction


## PACKAGE DIMENSIONS

**P SUFFIX** PLASTIC PACKAGE CASE 648C-04 ISSUE D



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.744	0.783	18.90	19.90	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
Е	0.050	BSC	1.27 BSC		
F	0.040	0.70	1.02	1.78	
G	0.100	BSC	2.54	BSC	
J	0.008	0.015	0.20	0.38	
Κ	0.115	0.135	2.92	3.43	
L	0.300 BSC		7.62	BSC	
Μ	0°	10°	0°	10°	
Ν	0.015	0.040	0.39	1.01	



# <u>Notes</u>

# <u>Notes</u>

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Finone: 303–675–2175 of 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.