A Low-Latency, Energy-Efficient L1 Cache Based on a Self-Timed Pipeline

Louis-Charles Trudeau[1]   Ghyslain Gagnon[1]
François Gagnon[1]   Claude Thibeault[1]   Thomas Awad[2]
Doug Morrissey[2]

[1]École de technologie supérieure, Montréal, Canada
[2]Octasic Inc., Montréal, Canada

21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015

Plan

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Research Program

Objective: Adapting Octasic's power-efficient asynchronous architecture in a general purpose processor (ARM v7-A).

Collaborators

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Problematic

Current architecture separates the asynchronous CPU from the synchronous L1 memory.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Problematic

Current architecture separates the asynchronous CPU from the synchronous L1 memory.

- **2-cycle synchronization penalty**.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Problematic

Current architecture separates the asynchronous CPU from the synchronous L1 memory.

- 2-cycle synchronization penalty.
- **Energy efficiency is suboptimal.**

Execution Sub-System

Memory Sub-System

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Motivations
This work focuses on improving the L1 memory access.

Why Go Asynchronous ?

- ► No balanced clock trees.
  Clocks are point-to-point and skew insensitive.

- ► No major critical path due to frequency constraints.
  Less large/leaky gates.

- ► Less complex pipeline structure.
  Only neighboring stages are connected together.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Problematic
Motivations
Scope of Work

Scope of Work

Design an asynchronous cache based on a self-timed pipeline.

Objectives

1. Mitigate CPU $\leftrightarrow$ L1 memory access latency.
2. Reduce the average memory access time.
3. Improve the cache energy efficiency.
4. Push the synchronization barrier at the L2 memory.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

7

Plan

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

L1 Instruction Cache Design

Dual-fetch, 32kB, 4-way set-associative phased-cache.

Synchronous Cache

- ▶ 5-stage pipeline (hit).
- ▶ Pipeline stall on miss.
- ▶ 2-cycle pipeline reinjection following cache fill.

Asynchronous Cache

- ▶ 4-stage pipeline (hit)
- ▶ Single stage stall on miss.
- ▶ Resource arbitration for concurrent cache fill.

Integration in ARM-like processor

$\Rightarrow$ Dhrystone & Coremark (armcc compiled).

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Pipeline

Shared Resources

- ▶ **Tag Memory**
- ▶ **Data Memory**
- ▶ (*L2 Memory*)

Tasks Partitioning

- ▶ 6 pipeline stages.
- ▶ Two-phase handshake protocol.

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Pipeline

Shared Resources

- ▶ Tag Memory
- ▶ Data Memory
- ▶ (*L2 Memory*)

Tasks Partitioning

- ▶ **6 pipeline stages**.
- ▶ Two-phase handshake protocol.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Architecture and Organization
Operation

Cache Operation

Pipeline Stages

- Tag Read
- Forward Address
- Tag & Data Write
- Data Read
- Data Output

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

11

Plan

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Design Guidelines

Self-timed pipeline design had to follow these guidelines:

- ▶ Standard cell libraries.
- ▶ Standard edge-triggered flip-flops.
- ▶ Prioritize High-Voltage Threshold (HVT) cells to limit leakage.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Overview Of A Single Pipeline Stage

1. Click controllers
   ▶ Two-phase handshake protocol.
2. Token modules
   ▶ Synchronization;
   ▶ Pulse generation.
3. Adjustable delays

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Click Controllers

► Based on a two-phase handshake protocol.

► Stores the stage phase, toggles it upon usage.

Control Signals

► Request: $N - 1.\text{phase}_{\text{del}} \oplus N.\text{phase}$

► Available: $\overline{N.\text{phase} \oplus N + 1.\text{phase}}$

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

General Idea
To enable a transaction with a specific resource, "users" must possess the resource's token.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

General Idea
To enable a transaction with a specific resource, "users" must possess the resource's token.

Operation

1. Hold the token

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

General Idea
To enable a transaction with a specific resource, "users" must possess the resource's token.

Operation

1. Hold the token
2. Consume the token and access resource

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

### General Idea
To enable a transaction with a
specific resource, "users" must
possess the resource's token.

Operation

1. Hold the token
2. Consume the token and
   access resource
3. Pass the token

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

Internal Structure

- ▶ Token control function
- ▶ Pulse generation
- ▶ Token ring delay

Token In

N.request
N.available
N.{others}

F( )

Pulse Generation

Delay

Token Out

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

Operation

1. Token conditions are met.

Token In

N.request
N.available
N.{others}

F( )

Pulse Generation

▽ *Delay*

Token Out

16

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

Operation

1. Token conditions are met.
2. Token passes through F() thus causing a transition.

Token In

N.request
N.available
N.{others}

F( )

T ↕

Pulse Generation

Delay

Token Out

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

Operation

1. Token conditions are met.
2. Token passes through F() thus causing a transition.
3. Transition (edge) generates a pulse signal.

Token In

N.request
N.available
N. {others}

F( )

Pulse Generation

Delay

Token Out

16

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Token Modules

Operation

1. Token conditions are met.
2. Token passes through F() thus causing a transition.
3. Transition (edge) generates a pulse signal.
4. Token is delayed, then passed to next user.

Token In

N.request
N.available
N.{others}

F ( )

Pulse Generation

Delay

Token Out

16

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

Stage N

Delay N

N.request   **N**.available

Toggle

DFF   Stage N logic

N.pulse

Token logic   ← **N**.request
                      ← **N**.available
                      ← **N**.{others}

N.phase = 0

Stage N+1

Delay N+1

N+1.request   **N+1**.available

Toggle

DFF   Stage N+1 logic

N+1.pulse

Token logic   ← **N+1**.request
                      ← **N+1**.available
                      ← **N+1**.{others}

N+1.phase = 0

1. Initialization: all stages are available.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

2. Request in: stage N conditions are met.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

3. Pulse generation: N flops input data & toggles phase.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

Stage N
Stage N+1

Delay N
Delay N+1

Toggle
Toggle

N.request
N.available
N+1.request
N+1.available

DFF
Stage N
logic
DFF
Stage N+1
logic

N.pulse
N+1.pulse

Token
logic
N.request
N.available
N.{others}

Token
logic
N+1.request
N+1.available
N+1.{others}

N.phase = 1
N+1.phase = 0

4. Processing: stage N is used, therefore unavailable.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

5. Request in: delayed N phase triggers stage N+1 request.

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

6. Pulse generation: N+1 flops input data & toggles phase.

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Introduction
Cache Implementation
Self-Timed Pipeline Design
Performance Results
Summary

Design Guidelines
Pipeline Control
Pipeline Operation

Self-Timed Pipeline Operation

7. Stage N is now available, N+1 processes data.

Plan

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Extracting Results

Objective

Use synchronous instruction cache for baseline results.

$\Rightarrow$ Keep very similar silicon layout for proper comparison.

Performance Metrics

- ▶ Average memory access time
- ▶ Energy consumption
- ▶ Area

Results: Area

Synchronous

Asynchronous

Results: Area

	Synchronous		**Asynchronous**	
Pipeline	Area (μm^2)	(%)	Area (μm^2)	(%)
Total	11185	100	9900	100
(w/o L2 FIFO)	8455	75,6	7170	72,4
(control)	375	3,35	915	9,24

Table: Pipeline Size Comparison

$\Rightarrow$ Pipeline size reduced by : 10-15%.
$\Rightarrow$ Pipeline control is $\sim 2.5\times$ larger.

Results : Energy

Power Analysis

- ▶ Power estimations based on capacitive switching.
- ▶ Routing estimated from Manhattan distance.
- ▶ L1-L2 interface clock frequency matched.

L1 Cache behavior tests (32kB program)

1. Miss : 20k random instructions fetch;
2. Hit : 200k, 2M, 20M random instructions fetch.

Trudeau, Gagnon, Gagnon, Thibeault, Awad, Morrissey   L1 Cache Based on a Self-Timed Pipeline

Results : Energy

	Synchronous	**Asynchronous**	
Sequence	Energy (nJ)	Energy (nJ)	Δ E (%)
20k inst.	150.6	118.0	21.6
200k inst.	1373.5	1048.3	23.7
2M inst.	13609.1	10357.9	23.9
20M inst.	135917.3	103424.7	24.0

Table: Energy Consumption

$\Rightarrow$ Energy efficiency improved by : > 22%.

Results : Performance

	Synchronous	Asynchronous	
Sequence	Exec. Time (ms)	Exec. Time (ms)	Δ T ($\%$)
20k inst.	43.1	29.5	31.6
200k inst.	358.1	265.8	25.8
2M inst.	3508.1	2628.3	25.1
20M inst.	34360.0	25769.9	25.0

Table: Average Memory Access Time

$\Rightarrow$ Access time reduced by : > 25%.
$\Rightarrow$ Throughput at L1-L2 interface : > 40%.

Results : What needs to be addressed

Future Work

- ▶ Further pipeline cache to reach > 1 GHz equivalent.
- ▶ Design L1 data cache based on self-timed pipeline.
- ▶ Integrate asynchronous L1 caches in Octasic's next-generation processors.

Plan

Summary

Problematic

⇒ Asynchronous CPU accesses synchronous L1 memory.

Goals & Results

Design and implement an asynchronous L1 cache:

1. Mitigate CPU $\leftrightarrow$ L1 memory access latency: ✓
2. Improve the cache energy efficiency: $> 22\%$
3. Reduce the average memory access time: $> 25\%$
4. Push the synchronization barrier at the L2 memory: ✓