



Page Size and Address Translation **VM** Design Implications Usually pages are in size to amortize the large access time SLOW secondary storage access on page faults (10 ms) Example: 32-bit virtual & physical address, 1 GB physical memory, Implies page size should be (i.e. once we've taken 4 KB pages the time to find data on disk, make it worthwhile by accessing a Virtual page number to physical page frame translation performed by HW reasonably large amount of data) unit = MMU (Mem. Management Unit) - Implies the placement of pages in main memory should be to reduce and maximize page hit rates Virtual Address Virtual Page Number Offset within page Implies a "page fault" is going to take so much time to even access the data that we can handle them in (via an 12 exception) rather than using HW like typical cache misses Copied Translation Implies eviction algorithms like can be used since Process reducing page miss rates will pay off greatly 31 30 20 Implies (write- would be too expensive) Physical Address 00 Offset within page **USC**Viterbi **USC**Viterb **Address Translation Issues** Analogy for Page Tables • A virtual page with 20-bit VPN can be sitting anywhere in the Suppose we want to build a caller-ID mechanism for your $256K = 2^{18}$ page frames in physical memory contacts on your cell phone - TAG = 20 + 1 = 21 bits, _____ comparators - Let us assume 1000 contacts represented by a 3-digit integer (0-999) by the cell phone (this ID can be used to look up their names) This is impractical ٠ - We want to use a simple Look-Up Table (LUT) to translate phone numbers Instead, most systems implement full associativity using a ٠ to contact ID's, how shall we organize/index our LUT look-up table = **PAGE TABLE** LUT indexed w/ (2)Sorted LUT indexed 3 LUT indexed w/ all contact ID w/ used phone #'s possible phone #'s Frame n 213-745-9823 213-730-2198 436 000-000-0000 null Virtual Address 000 001 626-454-9985 213-745-9823 000 VPN offset 002 818-329-1980 323-823-7104 999 213-745-9823 000 Page Frame # Frame 2 V Tag (VPN) Μ 0 999 323-823-7104 818-329-1980 002 999-999-9999 null V Tag (VPN) Μ 1 Does / Doesn't Work Does / Doesn't Work Does / Doesn't Work Frame 1 V Tag (VPN) М 2

U**SC**Viterbi

Tag (VPN)

M n

Frame 0





Page Fault Steps

- HW will...
 - Record the offending address, the EPC, and cause (page fault)
- SW will...
 - Pick an empty frame or _____
 - _____ the evicted page if it has been _____
 - May block process while waiting and yield processor
 - - May block process while waiting and yield processor
 - Restart the offending instruction

USCViterb

Page Replacement Policies

- Possible algorithms: LRU, FIFO, Random
- Since page misses are so costly (slow) we can afford to spend sometime keeping statistics to implement LRU
- Implementing exact LRU would require updating statistics every access (using some kind of timestamp). This is too much to do in HW and we don't want to use SW when we have hits
- HW will implement simple mechanism that allows SW to implement a
 ______ algorithm
 - HW will set the "Referenced" bit when a page is used
 - At certain intervals, SW will use these reference bits to keep ______ on which pages have been used in that interval and then ______ the reference bits
 - On _____, these statistics can be used to find the pseudo-LRU page

USC Viterbi

Cache & VM Comparison

	Cache	Virtual Memory
Block Size	16-64B	4 KB – 64 MB
Mapping Schemes	Direct or Set Associative	Fully Associative
Miss handling and replacement	HW	SW
Replacement Policy	Full LRU if low associativity / Random is also used	Pseudo-LRU can be implemented

SPARC VM Implementation



How many accesses to memory does it take to get the desired word that corresponds to the given virtual address? Would that change for a 1- or 2- level table?



USCViterbi

A 4-Way Set Associative TLB

- 64 entry 4-way SA TLB (wet field indexes each "way")
 - On hit, page frame # supplied quickly w/o page table access



Virtual Memory System Examples

Microprocessor	AMD Opteron	P4	PPC 7447a
Virtual Address	48-bit	32- or 48-bit	52-bit
Physical Address	40-bit	36-bit	32- or 36-bit
TLB Entries (I/D/L2 TLB)	L1: 40/40 L2: 512/512	L1: 128/128	L1: 128 / 128
TLB Mapping	L1: Fully L2: 4-way SA	Fully (? 4-way)	2-way set associative
Min. Page Size	4 KB	4 KB	4 KB

Notes: Large VA's include ASID (process ID's) and other segment information Sources: H&P, "CO&D", 3rd ed., Freescale.com,

SC Viterbi 🗿

TLB Issues

- Because of high degree of associativity and limited working set of pages (usually) we can get VERY HIGH hit rates for the TLB
 - Variable page size settable by OS to allow for different working set sizes
 - Example: 64 TLB entries and 4 KB pages = 256KB
- Often times, separate TLB's for instruction and data address translation

TLB Miss Process

- On a TLB miss, there is some division of work between the hardware (MMU) and OS
- Option 1
 - MMU can perform the TLB search followed by a page table walk if needed
 - If page fault occurs, OS takes over to bring in the page
- Option 2
 - MMU performs TLB Search
 - If TLB miss, OS can perform page table walk and bring in page if necessary
- When we want to remove a page from MM
 - First flush blocks from _____ belonging to that page (writing back if necessary)
 - _____ of those blocks
 - _____ entry (if any) corresponding to that page
 - If D=1, set dirty bit in page table
 - If page is dirty, copy page back to the disk
 - Simple way to remember this...
 - If ______ leave a party then the ______ (cache blocks & TLB entries) must leave too

Other Issues

- Property of Inclusion
 - Cache contents are a (subset / superset) of main memory contents
 - Main memory contents are a (subset / superset) of page/swap file on disk
 - TLB contents are a (subset / superset) of _

Cache, VM, and Main Memory

TLB	VM	Cache	Possible Y/N & Description
Hit	Hit	Hit	
Hit	Hit	Miss	
Miss	Hit	Hit	
Miss	Hit	Miss	
Miss	Miss	Miss	
Hit	Miss	Miss	
Hit	Miss	Hit	
Miss	Miss	Hit	

Taken from H & P, "Computer Organization" 3rd, Ed.

USC Viterbi 35

Cache Addressing with VM

- Cache review
 - Set or block field indexes LUT holding tags
 - 2 steps to determine hit:
 - Index (lookup) to find tags (using block or set bits)
 - Compare tags to determine hit
 - · Sequential connection between indexing and tag comparison
- Rather than waiting for address translation and then performing this two step hit process, can we overlap the translation and portions of the hit sequence?
 - Yes if we choose page size, block size, and set/direct mapping carefully

Cache Index/Tag Options

- Physically indexed, physically tagged (PIPT)
 - Wait for full address translation
 - Then use physical address for both indexing and tag comparison
- Virtually indexed, physically tagged (VIPT)
 - Use portion of the virtual address for indexing then wait for address translation and use physical address for tag comparisons
 - Easiest when index portion of virtual address w/in offset (page size) address bits, otherwise aliasing may occur
- Virtually indexed, virtually tagged (VIVT)
 - Use virtual address for both indexing and tagging...No TLB access unless cache miss
 - Requires invalidation of cache lines on context switch or use of process ID as part of tags



USCViterb



Multiple Processes

USCViterbi

USC Viterbi⁽

- Recall each process has its own virtual address space, page table, and translations
- How does TLB handle context switch
 - Can choose to only hold translations for ______ and thus ______ all entries on context switch
 - Can hold translations for _____ concurrently by concatenating a process or address space _____ to the VPN tag



A Complete VM / Cache Example

- Use the following specification for the following questions
 - 64-bit data, 32-bit virtual/physical address
 - Page Size: 128KB
 - TLB Size: 256 entry 4-way set associative
 - Page Table Org.: 3-levels
 - A 64 entry A-Table (page directory) followed by several 32 entry B-Tables (2nd level tables) followed by some number of C-Tables (3rd level)
 - Cache Organization
 - Cache Size: 512KB
 - 8-way set associative
 - Block size: 2 words [Word = 64-bits = 8 bytes]

Shared Memory

- In current system, all memory is private to each process
- To share memory between two processes, the OS can allocate an entry in each process' page table to point to the same physical page
- Can use different protection bits for each page table entry (e.g. P1 can be R/W while P2 can be read only)



USCViterb

Address Bus and Interleaving

- Use the following specification for the following questions
 - 64-bit data, 32-bit virtual/physical address
 - Cache Organization: Block size: 2 words [1 Word = 64-bits = 8 bytes]
- How many banks would you suggest for interleaving purposes?



