



Option 2: Flushing

• **Option 2**: Pipeline assumes sequential execution by default. Optimistically assume sequential execution. Since the incorrectly fetched instructions are still in stages [IF, ID, EX] that do no alter processor state (write a register or memory) they can be safely flushed. Let us add support for this flushing...



Late Branch Determination



Flushing Strategy

USC Viterbi (6c.11)

- - ______ can be re-used and triggered by a successful branch (Branch AND ALUZero = 1)
 - Stalling only dealt with ID and subsequent stages, not _____ stage
 - Successful branch requires that the instruction in IF be ______, but on the next cycle how will the ______ stage know that the bits in the ______ register are not a ______ instruction but a instruction
- When a branch outcome is true we will...
 - Zero out the control signals in the ID, EX, MEM stages
 - Set a control bit in the _____ register that will tell the _____ stage on the _____ cycle that the instruction is

INVALID



instruction penalty for our 5-stage pipeline



have to "predict" the branch

How Good is the Compiler?

- Source: Hennessey and Patterson, "Computer Architecture A Quantitative Approach", 2nd Ed. Pg. 169
- How many delay slots should be use?
 - While delay slots seem to improve performance, the benefit depends on the compiler's ability to fill them with useful instructions
 - One of more NOP's in the delay slots but increase the instruction count

# of Delay Slots	Compiler Fills #Useful + #NOPs	Loss of Cycles if taken	Loss of Cycles if not taken	Assume 60%Taken + 40% Not Taken Loss of Cycles	Compiler filling prob.	Loss of cycles (Expectation)	Instruction increasing factor
0		3	0	3*0.6 + 0*0.4=1.8	100%	1.8	1
1	1 Use + 0 NOP				65%	1.55	1.35
	0 Use + 1 NOP				35%		
2	2 Use + 0 NOP				40%	1.55	1.95
	1 Use + 1 NOP				25%		
	0 Use + 2 NOP				35%		
3	3 Use + 0 NOP				12%	- 1.83	2.83
	2 Use + 1 NOP				28%		
	1 Use + 2 NOP				25%		
	0 Use + 3 NOP				35%		

Other Delay Slots?

- Recall that a LW followed by a dependent instruction requires our HDU logic to insert 1 bubble (stall for 1 cycle)
- The MIPS ISA could "declare" a delay slot ...
- ...This means the compiler ______ schedule a dependent instruction into the delay slot after a LW
 If necessary compiler can follow the LW with a 'nop'
- If the ISA declares a LW delay slot do we need the HDU?



USC Viterbi (6c.21)

