

EE 457 HW 2
Arithmetic Designs
Redekopp • Puvvada

Name: _____

Due: See Website

Score: _____

Please post any questions regarding HW problems on Piazza.

Refer to your class notes Unit on Fast Addition. In this class we will count the delay of an XOR gate as two (2) gate-delays. This is based on the SOP (sum of products) expression of $X \oplus Y = X \cdot Y' + X' \cdot Y$, which requires two AND gates in the first level feeding an OR gate in the second. We are not counting inverters as a level of logic (gate delay). The actual VLSI design of an XOR gate does not use this SOP expression and thus the delay may be less than 2 gates, but is generally more than 1 gate delay.

1. (15 pts.) Fast Adder Design


1.1. (3) Refer to the 16-bit CLA adder design presented in the 'Fast Adders Slides' on and calculate its delay. Is it 5, 7, or 9 gate delays? Explain how you arrived at your answer.

1.2. (4) If you take four of these 16-bit adders and build a 64-bit adder using an additional level of carry-lookahead logic what would be the delay of such a design?

1.3. (2+2) What would be the complexity of gates needed in the SOP implementation of the carry-lookahead logic which can receive eight pairs of p's and g's and also a carry-in (c0) and produce c1-c8? By complexity of gates, we mean the highest fan-in (number of input pins) warranted for the AND gates and the highest fan-in warranted for the OR gates to implement the design in 2-level AND-OR (SOP) logic.

Highest Fan-in of ANDs: _____

Highest Fan-in of ORs: _____



1.4. (2+2) Consider the evaluation of: $B = A63 + A62 + \dots + A1 + A0$


Using 4-input OR gates only what is the number of gate delays required if you arrange OR gates in a linear cascade (one feeding the next and so on)?

What would be the delay if you arrange them in a tree fashion?

You do not have to draw any of the arrangements just work out the number of gate delays required.

2. (10 pts.) Carry-Lookahead Adders

(3 + 3 + 2 + 2) Reproduced below is a 4-bit CLA discussed in your class. We have arrived at the delay of this adder as 5 gate delays. Add additional logic to this adder as necessary and produce (i) USAO=Unsigned Addition Overflow output and (ii) SAO=Signed (i.e. 2's complement) Addition Overflow and find the delay for these outputs. Do your best to keep your delay at 5 gates or less.




DELAY for USAO=_____

DELAY for SAO=_____

4. (27 pts.) Basic Computer Arithmetic

4.1. An incrementer is a special case of an adder adding the constant 1 (ONE). Instead of using a full CLA adder to increment, a simplified incrementer can be designed as shown below. The ONE to be added can be conveyed at the **INCInput** which is connected to the C0 (carry-in) input. If **INCInput** is 0 the circuit will simply reproduce A ($A+0=A$).

Note: $S_i = (A_i \text{ XOR } B_i) \text{ XOR } C_i = (A_i \text{ XOR } 0) \text{ XOR } C_i = A_i \text{ XOR } C_i$
 $p_i = A_i \text{ OR } B_i = A_i \text{ OR } 0 = A_i$
 $g_i = A_i \text{ AND } B_i = A_i \text{ AND } 0 = 0$
 $C_i = 1$ if some earlier adder (FA) generates a carry and all intermediate adders (FAs) propagate the same. Since $g_i = 0$, the C_i can only be true if there is a carry-in (C_0) and all intermediate p_i signals are true.



4.1.1. (2+2+2) Write the Boolean equations for C_1 , C_2 , C_3 produced by the NEW_CLL_INC block.


$C_1 =$

$C_2 =$

$C_3 =$

4.1.2. (3) What is the gate delay of the 4-bit incrementer? Count XOR as a 2-gate delay device. Explain how you arrived at your answer?

4.2. Similar to an incrementer, a decrementer is a special case of an adder adding the constant -1 (MINUS ONE). In a 4-bit 2's complement, $-1 = 1111$ (all ones). Design a simplified (area efficient, speed efficient) decrementer by simplifying a CLA adder that adds 1111. Do not assume that C_0 is a zero but instead treat it as a variable.



Note: $S_i = (A_i \text{ XOR } B_i) \text{ XOR } C_i = (A_i \text{ XOR } 1) \text{ XOR } C_i = \sim A_i \text{ XOR } C_i = A_i \text{ XNOR } C_i$

4.2.1. (1+1+1) Complete the following lines:

$$p_i = A_i \text{ OR } B_i = A_i \text{ OR } 1 = \underline{\hspace{4cm}}$$

$$g_i = A_i \text{ AND } B_i = A_i \text{ AND } 1 = \underline{\hspace{4cm}}$$

$C_i = 1$ if some earlier adder (FA) generates a carry and all intermediate adders (FAs) propagate the earlier carry. Since all p_i are _____ in this design, the C_i can be true if _____

4.2.2. (1+2+2+2) Write the Boolean equations for C_1 , C_2 , C_3 and *group generate*, G , signal produced by the NEW_CLL_DEC.

$$C_1 =$$

$$C_2 =$$

$$C_3 =$$

$$G =$$

Consider a 64-bit decremter using three levels of the above NEW_CLL_DEC.

4.2.3. (2) Number of NEW_CLL_DECs needed: _____

4.2.4. (2) Number of New Bit-Cell DECs needed: _____

4.2.5. (2) Delay of the 64-bit decremter in gates (counting XOR/XNOR as 2 gate delays): _____

4.2.6. (2) The 64-bit decremter is good to decrement (circle the correct answer):

- **Unsigned numbers only**
- **Signed 2's complement numbers only**
- **Both unsigned and signed**

5. (18 pts.) Ripple Carry Adder and Carry Lookahead Adder Delays

5.1. Delay of the 2-bit RCA (design 1 below) is _____ gate delays.

5.2. Delay of the 2-bit CLA (design 2 below) is _____ gate delays

5.3. Delay of a 4-bit RCA (shown in class) is _____ gate delays.

5.4. Delay of a 4-bit CLA (shown in class) is _____ gate delays.

5.5. Delay of the 8-bit adder in design 3 on the next pg. is _____ gate delays.

5.6. Delay of the 8-bit adder in design 4 on the next pg. is _____ gate delays.

