

Learning Outcomes

I understand the PicoBlaze bus interface signals: PORT_ID, IN_PORT, OUT_PORT, WRITE_STROBE

- I understand how a memory map provides the agreement between addresses the software will use and that the hardware must recognize and respond to
- I understand how to build address decoding logic to ensure only the appropriate value/register is selected for a given PORTID
- For output, I can take a memory map and the PORTID and OUTDATA bits such that the appropriate data is input or saved in a register when an OUTPUT instruction is executed
- For input, I can take a memory map and the appropriate PORTID bits to build logic and muxes such that the appropriate data value is present at INDATA when an INPUT instruction is executed

Digital Design Targets

- Two possible implementation targets
 - Custom Chips (ASIC's = Application Specific Integrated Circuits):
 Physical gates are created on silicon to implement 1 particular design
 - FPGA (Field Programmable Gate Array's): "Programmable logic" using programmable memories to implement logic functions along with other logic resources tiled on the chip. Can implement any design and then be changed to implement a new one



In an ASIC design, a unique chip will be manufactured that which point the HW design is fixed & cannot be changed (example: Pentium, etc.)



FPGA's have "logic resources" on them that we can configure to implement our specific design. We can then reconfigure it to implement another design

USC Viterbi

Spiral 3-1

Hardware/Software Interfacing



ASICS & FPGAS REVIEW





3-1.9

USCViterbi



Exercise 1

 Make the register below capture data (out_data) from your Picoblaze whenever it outputs address FF hex on (address or port_id)

USCViterbi

USC Viterbi

School of Enginee

Registers w/ Enables

- The D value is sampled at the clock edge only if the enable is active
- Otherwise the current Q value is maintained

Remember: Registers w/ Enables

- Registers (D-FF's) will sample the D bit every clock edge and pass it to Q
- Sometimes we may want to hold the value of Q and ignore D even at a clock edge
- We can add an enable input and some logic in front of the D-FF to accomplish this

USC Viter bi

FF with Data Enable

| CLK | /AR | EN | Di | Q _i * |
|-----|-----|----|----|------------------|
| Х | 0 | Х | Х | 0 |
| 0,1 | 1 | Х | Х | Qi |
| ↑ | 1 | 0 | Х | Qi |
| ↑ (| 1 | 1 | 0 | 0 |
| ↑ | 1 | 1 | 1 | 1 |

Recall Memory Interfaces

- We provide address and data
- EN = Overall enable (unless it is 1) the memory won't read or write (we assume EN=1)
- WEN = Write enable
 1 = Write / 0 = read

USCViterb

School of Engineering

Memory Maps

- Exercise: What is a minimal set of bits that could be used to distinguish each device from the others?
 - A 64 bytes (64x8) memory => _____
 - A single 8-bit register => _____

•

– A single 1-bit D-FF => _____

| Dec | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Assigned Device |
|-----|----|----|----|----|----|----|----|----|-----------------|
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 64x8 |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Memory |
| | | | | | | | | | |
| 63 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 64 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 8-bit Register |
| | | | | | | | | | open |
| 128 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1-bit D-FF |
| | | | | | | | | | open |

Memory Aliasing

- Given
 - A 64 bytes (64x8) memory => _____
 - A single 8-bit register => _____
 - A single 1-bit D-FF => _____

...

64

65 n

66

0

0

n

0 0 0

1

• By using don't care situations the 8-bit register will respond to address where A7-A6 = ____(i.e. _____) and similarly the 1-bit D-FF will respond to any address where A7= (i.e.)

| Dec | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Assigned Device |
|-----|----|----|----|----|----|----|----|----|-----------------|
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 64x8 |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Memory |
| | | | | | | | | | |
| 63 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 64 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 8-bit Register |
| | | | | | | | | | open |
| 128 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1-bit D-FF |
| | | | | | | | | | open |

| | | | | | | | | | | | USC | CViterbi |
|--|---------------------|-----------------|----------------|---------------|---------------|---------------|----------------|---------------|--------------|---------------|----------------------|----------|
| | | | | | M | ler | n | ory | γľ | Мa | aps | |
| • | Exercise used to | : Rep distin | eat t guisł | he e n eac | xerci h de | se to vice | o finc from | l a m hthe | inim othe | al se ers? | t of bits that could | be |
| | — A64 | bytes | (64x8 | 3) me | mory | / => _ | | | | | | |
| | — A sir | ngle 8-b | oit re | gister | · => _ | | | | | | | |
| A single 1-bit D-FF => Dec A7 A6 A5 A4 A3 A2 A1 A0 Assigned Device | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8-bit Register | |
| | | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1-bit D-FF | |
| | | 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 64x8 | |
| | | 03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Memory | |
| | | 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | | |

0

1

open

open

0

0

0

1 0

Taken from the KCPSM3 Manual

second cycle and writes it into register **s8** Taken from the KCPSM3 Manual

USC Viterbi^{(3-1,37}) School of Engineering LOAD Instruction LOAD instruction provides a method for specifying the contents of any register. The new value can be a constant, or the contents of any other register. The LOAD instruction has no effect on the status of the flags.

| sX Constant | |
|-------------|-----|
| | k k |
| | |
| sX sY | |
| | |

Since the LOAD instruction does not effect the flags it may be used to reorder and assign register contents at any stage of the program execution. The ability to assign a constant with no impact to the program size or performance means that the load instruction is the most obvious way to assign a value or clear a register.

The first operand of a LOAD instruction must specify the register to be loaded as register 's' followed by a hexadecimal digit. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.

- Example: **load s3**, **a5**
 - Loads the constant 0xa5 into register **s3**

Taken from the KCPSM3 Manual

Compare Instruction COMPARE

The COMPARE instruction performs an 8-bit subtraction of two operands Unlike the 'SUB' instruction, the result of the operation is discarded and only the flags are affected. The ZERO flag is set when all the bits of the temporary result are low and indicates that both input operands were identical. The CARRY flag indicates when an underflow has occurred and indicates that the second operand was larger than the first. For example, if 's05' contains 27 hex and the instruction COMPARE s05,35 is performed, then the CARRY flag will be set (35>27) and the ZERO flag will be reset (35≠27).

- Example: compare sf, 2a
 - Compares the data in register sf to the hex constant 0x2a. It sets the Z flag (to determine equality) and C flag (to indicate less-than) Taken from the KCPSM3 Manual

