


## NMOS vs. PMOS **Piece-wise Functions** • We will do all our analysis for NMOS but all the following graph? analogs hold true for PMOS (same equations but – With different constants and flipped n/p, etc.)

**USC**Viter


- Note: There are a LOT of equations we can and will show...
- ...HOWEVER we will show you the main equations for the 3 different operating modes of a MOS transistor right now and most of the equations thereafter are just support for those primary ones and do not need to be memorized, etc.

- How would I describe a function that has the
  - function for the 3 \_\_\_\_\_ regions of operation
  - MOS transistors behave differently for 3 given input conditions, so we will describe those 3 cases with 3



**NMOS Transistor Physics** 


- Key idea: MOS operation relies on a voltage being developed in two
  - From gate to source in the x dimension
  - From drain to source in the y dimension




# **MOS Modes of Operation**

- Transistor is off (drain to source is open circuit)
  - (Vt is whatever threshold voltage is needed to turn the transitor on...let's say 0.5-1.0V)
- Transistor is on and drain to source can be modeled as a
  - relationship between voltage/current

 Transistor is on and drain to source allows a of current despite voltage







### USC Viter bi

# NMOS – Linear Mode

- What happens as we continue to increase V<sub>DS</sub>?
- Notice the shape of the channel. It is \_\_\_\_\_\_ near the drain? Why?
  - Because \_\_\_\_\_\_\_\_ so there is more pull upward on the electrons near the drain than at the source
- As we increase V<sub>DS</sub> the channel gets more and more narrow near the drain until it actually \_\_\_\_\_\_.






USC Viter bi

# NMOS – Saturation


Once

\_\_\_\_ the channel starts to pinch off

- At this point an increase in V<sub>DS</sub> (i.e. stronger electric field) does NOT induce
  - The extra energy being applied is used to simply get the electrons across the depletion zone between the pinched off channel and the drain
  - $-\,$  And as we increase  $V_{DS}$  the channel pinches off even more meaning we have use more energy to get electrons across
  - Analogy: You can carry 15 items from one place to another in 10 minutes. I come to you and say, I'll give you a helper (increase V<sub>DS</sub>) but you have to transport 30 items (i.e. it becomes more work/harder). Does the rate of transfer change? No, your additional help/energy is \_\_\_\_\_\_ on the additional \_\_\_\_\_\_ you have to perform.



### USC Viterbi nMOS Cross-sectional View Summary stored of Engineering



### Operating in the linear region


Another way to think about it: Vgs > Vgd so the channel is deeper near the source than the drain, but a continuous channel does exist

### Operating at the edge of saturation


V<sub>DSAT</sub> = Voltage where we crossed from linear (resistive) mode to saturation mode = Voltage at the pinchoff point = This is the voltage at which electrons in the channel are pulled into the drain by Vds rather than staying at the surface due to Vgs

### Operating beyond saturation

Any increase in  $V_D$  beyond  $V_{DSAT}$  is dropped across the depletion region from drain to the pinchoff point causing the channel to experience the same voltage  $V_{DSAT}$  on one side and thus the same amount of current to flow through the channel




### USC Viter bi **USC**Viterbi **I-V Characteristics** Summary of NMOS or PMOS Transistors • -Vdsp just means the drain is at a lower voltage than the source in • So that we don't get too caught up in the the PMOS negative signs of PMOS transistors let us · -Idsp just means the current is actually flowing from source to use the absolute value (ignore direction of drain in the PMOS current flow and sign of voltage) to arrive at D $V_{gsn5}$ one set of equations for either type We assume though: $V_{\rm gsn4}$ NMOS: Vgs, Vt, Vds are all and current s 🖌 S flows from D to S Off Linear/ Saturation V<sub>gsn3</sub> PMOS: Vgs, Vt, Vds are all $(v_{gs} < V_T)$ Resistive $(v_{gs} > V_T)$ and and current -V<sub>dsp</sub> $(v_{ds} \ge v_{qs} - V_T)$ (v<sub>qs</sub> > V<sub>T</sub>) and $-V_{\rm DD}$ flows from S to D $(v_{ds} < v_{gs} - V_T)$ $V_{gsp1}$ gsn2 gsn1 Condition 0 V<sub>DD</sub> Mode Ids, Vds Relationship V<sub>gsp2</sub> V<sub>gsp3</sub> Off $|v_{as}| < |V_T|$ $|I_{ds}| = 0$ $|v_{gs}| \ge |V_T|$ and Resistive $|I_{ds}| = \frac{1}{2}K'\left(\frac{W}{L}\right) \left[2(|v_{gs}| - |V_T|)|V_{ds}| - |V_{ds}|^2\right]$ V<sub>gsp⁴</sub> u ↓ -I<sub>dsp</sub> $|v_{ds}| < |v_{gs}| - |V_T|$ $|v_{gs}| \ge |V_T|$ and $|I_{ds}| = \frac{1}{2}K'\left(\frac{W}{L}\right)\left[\left(\left|v_{gs}\right| - \left|V_{T}\right|\right)^{2}\right]$ Saturation $\mathsf{V}_{\mathsf{gsp5}}$ $|v_{ds}| \ge |v_{gs}| - |V_T|$ **USC**Viterb **USC**Viterbi **Example – NMOS Region** Calculation • $V_{t}$ of an NMOS transistors is 0.35 v • V<sub>DD</sub> = 1.2v What are the conditions for the transistor to be - ON Output (Drain) Controlling **EXAMPLE DERIVATIONS** Input In Linear region (Gate) Source In saturation region



Mode	Condition	Ids, Vds Relationship
Resistive	$ig  v_{gs} ig  \ge  V_T $ and $ v_{ds}  < ig  v_{gs} ig  -  V_T $	$ I_{ds}  = \frac{1}{2}K'\left(\frac{W}{L}\right) \left[2( v_{gs}  -  V_T ) V_{ds}  -  V_{ds} ^2\right]$
Saturation	$\left  v_{gs}  ight  \ge \left  V_T  ight $ and $\left  v_{ds}  ight  \ge \left  v_{gs}  ight  - \left  V_T  ight $	$ I_{ds}  = \frac{1}{2}K'\left(\frac{W}{L}\right)\left[\left(\left v_{gs}\right  - \left V_{T}\right \right)^{2}\right]$

Mode	Condition	Ids, Vds Relationship
Resistive	$\left  v_{gs}  ight  \geq \left  V_T  ight $ and $\left  v_{ds}  ight  < \left  v_{gs}  ight  - \left  V_T  ight $	$ I_{ds}  = \frac{1}{2}K'\left(\frac{W}{L}\right) \left[2\left( v_{gs}  -  V_T \right) V_{ds}  -  V_{ds} ^2\right]$
Saturation	$\left  v_{gs}  ight  \ge \left  V_T  ight $ and $\left  v_{ds}  ight  \ge \left  v_{gs}  ight  - \left  V_T  ight $	$ I_{ds}  = \frac{1}{2}K'\left(\frac{W}{L}\right)\left[\left(\left v_{gs}\right  - \left V_{T}\right \right)^{2}\right]$



# $\begin{aligned} & \text{Use the current equations for each transistor} \\ & \text{in its appropriate mode and solve for Vout} \end{aligned}$ $& |_{d_{s,p,LIN}| = \frac{1}{2} K_{P}' \left( \frac{W}{L} \right)_{P} \left[ 2(|v_{g_{s,p}}| - |V_{T,p}|) |V_{d_{s,p}}| - |V_{d_{s,p}}|^{2} \right] = \\ & |_{d_{s,p,SAT}|} = \frac{1}{2} K_{N}' \left( \frac{W}{L} \right)_{N} \left[ (|v_{g_{s,n}}| - |V_{T,n}|)^{2} \right] \\ & \frac{1}{2} K_{P}' \left( \frac{W}{L} \right)_{P} \left[ 2(|v_{g_{s,p}}| - |V_{d_{s,p}}|^{2} \right] = \frac{1}{2} K_{N}' \left( \frac{W}{L} \right)_{N} \left[ (|v_{g_{s,n}}| - |V_{T,n}|)^{2} \right] \\ & \frac{1}{2} K_{P}' \left( \frac{2W}{L} \right)_{N} \left[ 2(|V_{dd} - v_{in}| - |0.5|) |V_{dd} - v_{out}| - |V_{dd} - v_{out}|^{2} \right] = \frac{1}{2} 2 K_{P}' \left( \frac{W}{L} \right)_{N} \left[ (|v_{in}| - |0.5|)^{2} \right] \\ & \left[ 2(|3 - 0.8| - |0.5|) |3 - v_{out}| - |3 - v_{out}|^{2} \right] = (|0.8| - |0.5|)^{2} \right] \\ & \left[ 3.4 * |3 - v_{out}| - |3 - v_{out}|^{2} \right] = 0.09 \\ & \dots continue on to solve for Vout \end{aligned}$