



















USCViterbi USC Viter bi Adding a Sequence of Numbers Adding a Sequence of Numbers Suppose we have a sequence of numbers that comes in over Add logic at outputs to just capture and remember the new ٠ ٠ sum until we're ready to input the next number in the time that we want to sum up sequence Possible solution: Route the outputs back to the inputs so we ٠ This logic should remember (i.e. sequential logic) the sum and only can add the current sum to the input X update it when the next number arrives • Problem 1: No way to Possible Solution 70 initialize sum X1 Δ1 70 9, 3, 2 X2 A2 9,3,2 X1 A1 · Z1 Problem 2: Outputs can A2 X3 AЗ ٠ X2 '283 71 A3 Just remember initial **'283** race around to inputs and sum of 2 until 3 arrives. 72 Z2 The data can still loop be added more than once B2 around and add up again (2+2=4) but if we just B3 per input number remember our output = 2 then the feedback loop will be broken Outputs feedback to inputs and update them sum more than once per input USC Viterbi **USC**Viterb Adding a Sequence of Numbers Adding a Sequence of Numbers • What if we put D-Latches at the outputs • Since the clock starts off low, the outputs of the latches can't change and just hold at 0 Z0 DO X1 Z0 X2 Z1 DC DQ A3 **'283** 2 X2 Y1 Z1 Z2 Y2 DG time DQ X3 A3 '283 2 С 0 Y2 Z2 Z3 DQ DQ С С Y3 Z3 З **R**2 Clock С Clock When C=0 => Q* = Q When C=1 => Q* = D









