

Spiral 2-5

Sequential Logic Constructs



Learning Outcomes

- I understand how a bistable works
 - I understand how a bistable holds, sets, and resets
- I understand the issues that glitches pose to bistables and the need for latches
- I understand the difference between levelsensitive and edge-sensitive
- I understand how to create an edge-triggered
 FF from 2 latches




How sequential building blocks work

BISTABLES, LATCHES, AND FLIP-FLOPS

- Suppose we have a sequence of input numbers on X[3:0] that are entered over time that we want to sum up
- Possible solution: Route the outputs back to the inputs so we can add the current sum to the input X

$$X[3:0] \xrightarrow{9, 3, 2}$$




14,5,2 Z[3:0]



- Suppose we have a sequence of input numbers on X[3:0] that are entered over time that we want to sum up
- Possible solution: Route the outputs back to the inputs so we can add the current sum to the input X
- Problem 1: No way to initialize sum
- Problem 2: Outputs can race around to inputs and be added more than once per input number

9, 3, 2

Outputs can feedback to inputs and update them sum more than once per input






 Add logic at outputs to just capture and remember the new sum until we're ready to input the next number in the sequence

This logic about remember is a sequence

This logic should *remember* (i.e. sequential logic) the sum and only update it when the next number arrives




The data can still loop around and add up again (2+2=4) but if we just hold our output = 2 then the feedback loop will be broken


We remember initial sum of 2 until input 3 arrives at which point we'd capture & remember the sum 5.




- If X changes once per cycle then Z should also change once per cycle
- That is why we will use a register (flip-flops) to ensure the outputs can only update once per cycle





- The 0 on Clear will cause Z to be initialized to 0, but then Z can't change until the next positive edge
- That means we will just keep adding 0 + 2 = 2






- At the edge the flip-flops will sample the D inputs and then remember 2 until the next positive edge
- That means we will just keep adding 3 + 2 = 5








 Finally, at the positive edge the flip-flops will sample the D inputs and then remember 14







- But how do flip-flops work?
- Our first goal will be to design a circuit that can remember one bit of information
- Easiest approach...


- But how do you change the input?
 - A signal should only have one driver



SET/RESET BISTABLES



- Terminology
 - Set = Force output to 1
 - Reset = Force output to 0




- Set/Reset Bistable Circuit
 - A circuit that can set or reset its output...
 - ...but then can remember its current output value once the inputs are removed






- Cross-Connected NOR gates (outputs feed back to inputs)
- When Set = 1, Q should be forced to 1
- When Reset = 1, Q
 should be forced to 0
- When neither are 1, Q should remain at its present value





Always start your analysis from the output Q and cycle it around the loop


R	Q	Q'
0		
0		
1		
1		
	0	0



Process continues, outputs are remembered




S	R	Q	Q'
0	0	Q_0	Q ₀ '
1	0		
0	1		
1	1		






S	R	Q	Q'
0	0	Q_0	Q ₀ '
1	0	1	0
0	1	0	1
1	1		






S	R	Q	Q'
0	0	Q_0	Q ₀ '
1	0	1	0
0	1	0	1
1	1		

•1,1 combination violates the Q, Q' relationship





S	R	Q	Q'
0	0	Q_0	Q ₀ '
1	0	1	0
0	1	0	1
1	1	0	0
		(illegal)	(illegal)




- •1,1 combination violates the Q, Q' relationship
- •It cannot be "remembered"...meaning as soon as R or S goes to 0 then it will set and reset; if R and S goto 0 at the same instant, then we will have unpredictable behavior



Another Waveform

 Waveform for an SR bistable with active-hi inputs (cross-connected NOR gates)






Criteria for a Bistable

- 1. Able to independently set (preset) => Force Q=1
- 2. Able to independently reset (clear) => Force Q=0
- 3. Able to remember (hold) => $Q = Q_0$



Exercises

Complete the waveforms below for an RS bistable with active hi inputs






A problem with bistables

MOTIVATION FOR LATCHES




- Bistables will remember input values whether we want them to or not
- Imagine we connect the Set input to the output of a comparator to check if any number in a sequence is > 10 and then remember that







- When inputs change in a combinational circuit, the outputs may transition back and forth between 1 and 0
- This is called a "glitch" and is caused due to the propagation delay of the combinational logic






- Suppose we get a sequence: 2,6,7
- At the end Q should still
 = 0 since no numbers >
 10
- However, if when the inputs change a small glitch occurs on A>B, the bistable will remember that and set Q = 1








- Output should have been 0 at end of sequence
- Problem: Glitch was remembered
- Need some way to ignore inputs until they are stable and valid








Clock Signals


- A clock signal is an alternating sequence of 1's and 0's
- It can be used to help ignore the inputs of a bistable when there might be glitches or other invalid values
- Idea:
 - When clock is 0, ignore inputs
 - When clock is 1, respond to inputs






Latches


- Latches are bistables that include a new clock input
- The clock input will tell the latch when to ignore the inputs (when C=0) and when to respond to them (when C=1)






Latches





C=0 causes S=R=0 and thus Q and Q' remain unchanged

RS Latch (C=1)



C=1 allows S,R to pass and thus Q and Q' are set, reset or remain unchanged based on those inputs



Latches


Rule

- When clock = 0, inputs don't matter, outputs
 remain the same
- When clock = 1, inputs pass to the inner bistable and the outputs change based on those inputs



SR-Latch


- When C = 0, Q holds (remembers) its value
- When C = 1, Q responds as a normal SR-bistable




CLK	S	R	Q	Q'
0	X	Х	Q_0	Q_0
1	0	0	Q_0	Q ₀ '
1	1	0	1	0
1	0	1	0	1
1	1	1	illegal	



SR-Latch




CLK	S	R	Q	Q'
0	Х	X	Q_0	Q ₀ '
1	0	0	Q_0	Q ₀ '
1	1	0	1	0
1	0	1	0	1
1	1	1	illegal	




When C=0, Q holds its value



RS (SR) Latches




С	S	R	Q	Q'
0	X	Х	Q_0	Q ₀ '
1	0	0	Q_0	Q ₀ '
1	1	0	1	0
1	0	1	0	1
1	1	1	illegal	illegal






Solution with Latches

- C = 0 when inputs change
 - In fact, in a real digital system, it is C's transition to 0 that triggers the inputs to change
 - Glitches occur during this time and are filtered
- When C = 1, inputs are stable and no glitches will occur








MOTIVATION FOR D-LATCHES



- Back to our example of adding a sequence of numbers
 - RS latches require 2 inputs (S,R) per output bit Q
 - In this scenario, we only have 1-bit of input per output
 - We'll modify an SR latch to become a latch that can remember 1 input




This logic should remember (i.e. sequential logic) the sum and only update it when the next number arrives

Just remember initial sum of 2 until 3 arrives.

The data can still loop around and add up again (2+2=4) but if we just remember our output = 2 then the feedback loop will be broken




- D-Latches (Data latches) store data when the clock is low and pass data when the clock is high
- D-Latch is just an SR Latch with the D-input run into the S-input and inverted into the R-input





Hold Mode




С	D	Q	Q'
0	Х	Q_0	Q ₀ '
1	0	0	1
1	1	1	0

Hold Mode
Transparent
Mode


When C=0, outputs don't change no matter what the inputs do

on inputs






Hold Mode



С	D	Q	Q'
0	Х	Q_0	Q_0
1	0	0	1
1	1	1	0

Hold Mode
Transparent
Mode





- When C = 0, $Q = Q_0$
 - Hold mode => Q stays the same
- When C = 1, Q = D
 - Transparent mode => Q follows D



Bistables vs. Latches

Bistables

- No clock input
 - outputs can change anytime the inputs change (including glitches)

Latches

- Clock/Gate/Enable input
 - outputs can only change during clock high/low time



Notation

- To show that Q remembers its value we can put it in the past tense:
 - $-Q = Q_0$ (Current Value of Q = Old Value of Q)
- OR put it in the future tense

of Q

С	D	Q	Q'
0	Х	Q_0	Q ₀ '
1	0	0	1
1	1	1	0

С	D	Q*	Q'*
0	X	Q	ŷ
1	0	0	1
1	1	1	0

Current Value = Old Value

Next Value = Current Value




- Suppose we have a sequence of numbers that comes in over time that we want to sum up
- Possible solution: Route the outputs back to the inputs so we can add the current sum to the input X
- Problem 1: No way to initialize sum
- Problem 2: Outputs can race around to inputs and be added more than once per input number

Outputs feedback to inputs and update them sum more than once per input



 Add logic at outputs to just capture and remember the new sum until we're ready to input the next number in the sequence

This logic should *remember* (i.e. sequential logic) the sum and only update it when the next number arrives




Just remember initial sum of 2 until 3 arrives.

The data can still loop around and add up again (2+2=4) but if we just remember our output = 2 then the feedback loop will be broken




What if we put D-Latches at the outputs







We'll change X on every clock period






 Since the clock starts off low, the outputs of the latches can't change and just hold at 0








 When the clock goes high the D goes through to Q and is free to loop back around






 Once it loops back around it will be added again, change the Y value and go through to Z and loop back around again







 This feedback loop continues until the clock goes low again






 When the clock goes low again, the outputs will hold at their current value 8 until the clock goes high









 When the clock goes high, the outputs will be free to change and we will get the feedback problem








- Latches clearly don't work
- The goal should be to get one change of the outputs per clock period







FLIP-FLOPS




Flip-Flops vs. Latches

Bistables

- Asynchronous
- No clock input


Latches


- Asynchronous
- Clock/Enable input
- Level Sensitive
 - Outputs can change anytime Clock = 1



Flip-Flops

- Synchronous
- Clock Input
- Edge-Sensitive
 - Outputs change only on the positive (negative) edges








Flip-Flops


- Change D Latches to D Flip-Flops
- Change SR Latches to SR Flip-Flops





Flip-Flops

 To indicate negative-edge triggered use a bubble in front of the clock input






Positive-Edge Triggered D-FF

 Q looks at D only at the positive-edge

CLK	D	Q*	Q'*
0	Х	Q	Q'
1	Х	Q	Q'
↑	0	0	1
1	1	1	0




Q only samples D at the positive edges and then holds that value until the next edge




Shift Register


- A shift register is a device that acts as a 'queue' or 'FIFO' (First-in, First-Out).
- It can store n bits and each bit moves one step forward each clock cycle
 - One bit comes in the overall input per clock
 - One bit 'falls out' the output per clock





Shift Register








BUILDING A FLIP FLOP



Master-Slave D-FF


 To build an edge-triggered D-FF we can use two D-Latches



These 2 latches form a flip-flop




Complete the Waveform






Master-Slave D-FF

To implement a positive edge-triggered D-FF change the clock inversion



Negative-Edge Triggered



Positive-Edge Triggered





ASYNCHRONOUS VS. SYNCHRONOUS PRESET & CLEAR



Synchronous vs. Asynchronous

- The new preset and clear inputs can be built to be synchronous or asynchronous
- These terms refer to when the initialization takes place
 - Asynchronous...initialize when signal is activated
 - Synchronous...initialize at clock edge






Asynchronous /PRE or /CLR means Q will initialize as soon as the /PRE or /CLR signal is activated



Preset / Clear Example

Assume an asynchronous Preset and Clear





Preset / Clear Example

Assume an synchronous Preset and Clear

