

# Spiral 2-2

Arithmetic Components and Their Efficient  
Implementations


# Learning Outcomes

- I know how to combine overflow and subtraction results to determine comparison results of both signed and unsigned numbers
- I understand how combination multipliers can be built
- I understand how hierarchical carry lookahead logic can be used to produce logarithmic time delay for an adder

# DATAPATH COMPONENTS

# Digital System Design

- Control (**CU**) and Datapath Unit (**DPU**) paradigm
  - Separate logic into datapath elements that operate on data and control elements that generate control signals for datapath elements
  - Datapath: Adders, muxes, comparators, counters, registers (shift, with enables, etc.), memories, FIFO's
  - Control Unit: State machines/sequencers



Detecting Overflow Helps Us Perform Comparison

# OVERFLOW & COMPARISON

# Overflow


- Overflow occurs when the result of an arithmetic operation is too large to be represented with the given number of bits
  - Unsigned overflow occurs when adding or subtracting unsigned numbers
  - Signed (2's complement overflow) overflow occurs when adding or subtracting 2's complement numbers

# Unsigned Overflow

Overflow occurs when you cross this discontinuity

$$10 + 7 = 17$$

With 4-bit *unsigned* numbers we can only represent 0 – 15. Thus, we say overflow has occurred.




# 2's Complement Overflow

$$5 + 7 = +12$$

$$-6 + -4 = -10$$

With 4-bit 2's complement numbers we can only represent -8 to +7. Thus, we say overflow has occurred.



Overflow occurs when you cross this discontinuity



# Testing for Overflow

- Most fundamental test
  - Check if answer is wrong (i.e. Positive + Positive yields a negative)
- Unsigned overflow test [**Different** for add or sub]
  - Addition: If carry-out of final position equals '1'
  - Subtraction: If carry-out of final addition equals '0'
- Signed (2's complement) overflow test [**Same** for add or sub]
  - Only occurs if two positives are added and result is negative or two negatives are added and result is positive
  - Alternate test: if carry-in and carry-out of final position are different

# Testing for Unsigned Overflow

- Unsigned Overflow has occurred if...
  - Unsigned Addition: If final carry-out = 1
  - Unsigned Subtraction: If final carry-out = 0

$$\begin{array}{r} 1011 \\ + 0110 \\ \hline \end{array}$$

$$\begin{array}{r} 1011 \\ + 0011 \\ \hline \end{array}$$

$$\begin{array}{r} 1011 \\ - 0110 \\ \hline \end{array}$$

$$\begin{array}{r} 0110 \\ - 1011 \\ \hline \end{array}$$

# Testing for Unsigned Overflow

- Unsigned Overflow has occurred if...
  - Unsigned Addition: If final carry-out = 1
  - Unsigned Subtraction: If final carry-out = 0

**Final carry-out = 1,  
thus overflow**

$$\begin{array}{r}
 \phantom{0}1\phantom{0}1\phantom{0}1 \\
 \phantom{0}1\phantom{0}1\phantom{0}1 \\
 + 0110 \\
 \hline
 0001
 \end{array}$$

**Final carry-out = 0,  
thus no overflow**

$$\begin{array}{r}
 \phantom{0}0\phantom{0}1\phantom{0}1 \\
 \phantom{0}0\phantom{0}1\phantom{0}1 \\
 + 0011 \\
 \hline
 1110
 \end{array}$$

**Final carry-out = 1,  
thus no overflow**

$$\begin{array}{r}
 \phantom{0}1\phantom{0}1\phantom{0}1 \\
 - 0110 \\
 \hline
 \phantom{0}1\phantom{0}0\phantom{0}1 \\
 + \phantom{0}0\phantom{0}0\phantom{0}1 \\
 \hline
 0101
 \end{array}$$

**Final carry-out = 0,  
thus overflow**

$$\begin{array}{r}
 \phantom{0}0\phantom{0}1\phantom{0}1 \\
 - 1011 \\
 \hline
 \phantom{0}0\phantom{0}1\phantom{0}0 \\
 + \phantom{0}0\phantom{0}0\phantom{0}1 \\
 \hline
 1011
 \end{array}$$

# Testing for 2's Comp. Overflow

- 2's Complement Overflow Occurs If...
  - Test 1: If pos. + pos. = neg. or neg. + neg. = pos.
  - Test 2: If carry-in to MSB position and carry-out of MSB position are different

$$\begin{array}{r} 0101 \quad (5) \\ + 0110 \quad (6) \\ \hline \end{array}$$

$$\begin{array}{r} 1100 \quad (-4) \\ + 1001 \quad (-7) \\ \hline \end{array}$$

$$\begin{array}{r} 0011 \quad (3) \\ + 0010 \quad (2) \\ \hline \end{array}$$

$$\begin{array}{r} 1110 \quad (-2) \\ + 1010 \quad (-6) \\ \hline \end{array}$$

# Testing for 2's Comp. Overflow

- 2's Complement Overflow Occurs If...
  - Test 1: If pos. + pos. = neg. or neg. + neg. = pos.
  - Test 2: If carry-in to MSB position and carry-out of MSB position are different

Carry-in to MSB and carry-out of MSB position are *different...Overflow!*

$$\begin{array}{r}
 \text{0 1} \\
 \text{0101 (5)} \\
 + \text{0110 (6)} \\
 \hline
 \text{1011 (-5)}
 \end{array}$$

Carry-in to MSB and carry-out of MSB position are *different...Overflow!*

$$\begin{array}{r}
 \text{1 0} \\
 \text{1100 (-4)} \\
 + \text{1001 (-7)} \\
 \hline
 \text{0101 (+5)}
 \end{array}$$

Carry-in to MSB and carry-out of MSB position are *same...No Overflow!*


$$\begin{array}{r}
 \text{0 0} \\
 \text{0011 (3)} \\
 + \text{0010 (2)} \\
 \hline
 \text{0101 (5)}
 \end{array}$$

Carry-in to MSB and carry-out of MSB position are *same...No Overflow!*

$$\begin{array}{r}
 \text{1 1} \\
 \text{1110 (-2)} \\
 + \text{1010 (-6)} \\
 \hline
 \text{1000 (-8)}
 \end{array}$$

# Checking for Overflow

- Produce additional outputs to indicate if unsigned (UOV) or signed (SOV) overflow has occurred



# COMPARISON

# Comparison Via Subtraction

- Suppose we want to compare two numbers: A & B
- Suppose we let  $\text{DIFF} = A - B$ ...what could the result tell us
  - If  $\text{DIFF} < 0$ , then  $A < B$
  - If  $\text{DIFF} = 0$ , then  $A = B$
  - If  $\text{DIFF} > 0$ , then  $A > B$
- How would we know  $\text{DIFF} == 0$ ?
  - If all bits of our answer are 0...check with a NOR gate.
- How would we know  $\text{DIFF} < 0$  (i.e. negative)?
  - Signed: Check MSB! (but what about overflow)
  - Unsigned: Huh? In unsigned there are no negative results



# Computing $A < B$ from "Negative" Result

## Unsigned


- Perform  $A - B$
- If  $A - B$  would yield a negative result, this will appear as "overflow" in an unsigned subtraction
- And we know unsigned subtraction overflow occurs if  $C_{out} = 0$
- So just check if  $C_{out} = 0$

## Signed

- Perform  $A - B$
- If ***there is no overflow ( $V=0$ )***, simply check if  $MSB = 1$
- But if there is overflow??
  - Recall overflow has the effect of flipping the sign of the result to the opposite of what it should be.
- So if ***there is overflow ( $V=1$ )*** check is  $MSB = 0$  (i.e. positive)
- Summary:  $A - B$  is "truly" negative if  $V=0$  &  $MSB=1$  or  $V=1$  &  $MSB=0$


# Unsigned Comparator

- A comparator can be built by using a subtractor



# Signed Comparator

- A comparator can be built by using a subtractor




# ADDER TIMING

# Addition – Full Adders


- Be sure to connect first  $C_{in}$  to 0

$$\begin{array}{r}
 0110 = X \\
 + 0111 = Y \\
 \hline
 \end{array}$$



# Timing

- A chain of full adders presents an interesting timing analysis problem
- To correctly compute its own Sum and Carry-out, each full adder requires the carry-out bit from the previous full adder
- Because hardware works in parallel, the full adders further down the chain may momentarily produce the wrong outputs because the carry has not had time to propagate to them



# Timing Example

- Assume that we were adding one set of inputs and then change to a new set of inputs:


Old inputs:

$$\begin{array}{r}
 0000 \\
 0010 = X \\
 + 0001 = Y \\
 \hline
 0011
 \end{array}$$

New inputs:

$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Old inputs:



# Timing


- At the time just before we enter the new input values, all carries are 0's

**New inputs:**

$$\begin{array}{r}
 0000 \\
 0010 = X \\
 + 0001 = Y \\
 \hline
 0011
 \end{array}$$

Time  
-1

**Old inputs:**






# Timing

- Now we enter the new inputs and all the FA's starting adding their respective inputs

$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Time  
0




**Due to propagation delay, the carries are still from the old inputs**

# Timing

- Each adder computes from the current inputs (notice the sum of 1110 is incorrect at this point)

$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Time  
1




Now the carries are all based off the new inputs

# Timing

- The carry is “rippling” through each adder

$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Time  
2




# Timing

- The carry is “rippling” through each adder

$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Time  
3




# Timing

- Only after the carry propagates through all the adders is the sum valid and correct



$$\begin{array}{r}
 1111 \\
 1111 = X \\
 + 0001 = Y \\
 \hline
 0000
 \end{array}$$

Time  
4




# “Ripple-Carry” Adder

- The longest path through a chain of full adders is the carry path
- We say that the carry “ripples” through the adder



# Ripple Carry Adder Delay

- An n-bit ripple carry adder has a worst case delay proportional to n (i.e. n-bits  $\Rightarrow$  n columns of addition  $\Rightarrow$  n-full adders)





# Glitches

- Transient, incorrect output values due to differing arrival times of gate inputs



# Output Glitches

- Delay of the carry causes glitches on the sum bits
- Glitch = momentarily, incorrect output value




# Critical Path

- Critical Path = Longest possible delay path

Assume  $t_{sum} = 5 \text{ ns}$ ,

$t_{carry} = 4 \text{ ns}$



# MULTIPLIERS

# Unsigned Multiplication Review

- Same rules as decimal multiplication
- Multiply each bit of Q by M shifting as you go
- An m-bit \* n-bit mult. produces an m+n bit result (i.e. n-bit \* n-bit produces 2\*n bit result)
- Notice each partial product is a shifted copy of M or 0 (zero)

$$\begin{array}{r} \mathbf{1010} \quad M \text{ (Multiplicand)} \\ * \mathbf{1011} \quad Q \text{ (Multiplier)} \\ \hline \end{array}$$

# Unsigned Multiplication Review

- Same rules as decimal multiplication
- Multiply each bit of Q by M shifting as you go
- An m-bit \* n-bit mult. produces an m+n bit result (i.e. n-bit \* n-bit produces 2\*n bit result)
- Notice each partial product is a shifted copy of M or 0 (zero)

	1010	M (Multiplicand)
	* 1011	Q (Multiplier)
	<hr style="border: 0.5px solid black;"/>	
	1010	
	1010_	PP (Partial
	0000_	Products)
	<hr style="border: 0.5px solid black;"/>	
+	1010	
	<hr style="border: 0.5px solid black;"/>	
	<b>01101110</b>	P (Product)

# Signed Multiplication Techniques

- When adding signed (2's comp.) numbers, some new issues arise
- Must sign extend partial products (out to 2n bits)

**Without Sign Extension...  
Wrong Answer!**

$$\begin{array}{r}
 1001 = -7 \\
 * 0110 = +6 \\
 \hline
 0000 \\
 1001\text{ } \\
 1001\text{ } \\
 + 0000 \\
 \hline
 00110110 = +54
 \end{array}$$

**With Sign Extension...  
Correct Answer!**

$$\begin{array}{r}
 1001 = -7 \\
 * 0110 = +6 \\
 \hline
 00000000 \\
 1111001\text{ } \\
 111001\text{ } \\
 + 00000 \\
 \hline
 11010110 = -42
 \end{array}$$

# Signed Multiplication Techniques

- Also, must worry about negative multiplier
  - MSB of multiplier has negative weight
  - If MSB=1, multiply by -1 (i.e. take 2's comp. of multiplicand)

**With Sign Extension but w/o consideration of MSB...  
Wrong Answer!**

$$\begin{array}{r}
 1100 = -4 \\
 * 1010 = -6 \\
 \hline
 00000000 \\
 1111100\text{ } \\
 000000\text{ } \\
 + 11100 \\
 \hline
 11011000 = -40
 \end{array}$$

**With Sign Extension and w/ consideration of MSB...  
Correct Answer!**

Place Value: -8  
Multiply by -1

$$\begin{array}{r}
 1100 = -4 \\
 * 1010 = -6 \\
 \hline
 00000000 \\
 1111100\text{ } \\
 000000\text{ } \\
 + 00100 \\
 \hline
 00011000 = +24
 \end{array}$$



# Combinational Multiplier

- Partial Product ( $PP_i$ ) Generation
  - Multiply  $Q[i] * M$ 
    - if  $Q[i]=0 \Rightarrow PP_i = 0$
    - if  $Q[i]=1 \Rightarrow PP_i = M$




# Combinational Multiplier

- Partial Product ( $PP_i$ ) Generation
  - Multiply  $Q[i] * M$ 
    - if  $Q[i]=0 \Rightarrow PP_i = 0$
    - if  $Q[i]=1 \Rightarrow PP_i = M$
  - AND gates can be used to generate each partial product



# Multiplication Overview

- Multiplication approaches:
  - Sequential: Shift-and-Add produces one product bit per clock cycle time (usually slow)
  - Combinational: Array multiplier uses an array of adders
    - Can be as simple as N-1 ripple-carry adders for an NxN multiplication




**AND Gate Array produces partial product terms**

$$\begin{array}{r}
 \begin{array}{cccc}
 & m3 & m2 & m1 & m0 \\
 \mathbf{x} & q3 & q2 & q1 & q0 \\
 \hline
 & m3q0 & m2q0 & m1q0 & m0q0 \\
 & m3q1 & m2q1 & m1q1 & m0q1 & \downarrow \\
 & m3q2 & m2q2 & m1q2 & m0q2 & \downarrow \\
 + & m3q3 & m2q3 & m1q3 & m0q3 & \downarrow \\
 \hline
 p7 & p6 & p5 & p4 & p3 & p2 & p1 & p0
 \end{array}
 \end{array}$$

# Combinational Multiplier

- Partial Products must be added together
- Combinational multipliers require long propagation delay through the adders
  - propagation delay is proportional to the number of partial products (i.e. number of bits of input) and the width of each adder


# Array Multiplier



- Maximum delay = ?
  - Do you look for the longest path or the shortest path between any input and output?
  - Compare with the delay of a shift-and-add method

# Pipelined Multiplier




- Now try to pipeline the previous design



**Determine the maximum stage delay to decide the pipeline clock rate. Assume zero-delay for stage latches. How does the latency of the pipeline compare with the simple combinational array of the previous stage?**

# Carry-Save Multiplier

- Instead of propagating the carries to the left in the same row, carries are now sent down to the next stage to reduce stage delay and facilitate pipelining





The upper three stages are 3-bit Carry Save Adders (CSA's) each with 2-gate delays.

The last stage is a Ripple Carry Adder (RCA) which requires longer delay. It can be replaced by a CLA for larger multipliers.



# Carry Save Adders

- Consider the decimal addition of
 
$$47 + 96 + 58 = 201$$
- One way is to add 47 to 96 to get 143 and then add 58
- Here the ten's column cannot be added until the carry is produced
- In the carry-save style, we add the one's column and ten's column simultaneous



# Carry-Save (3,2) Adders


- A carry save adder is also called a (3,2) adder or a (3,2) counter (refer to Computer Arithmetic Algorithms by Israel Koren) as it takes three vectors, adds them up, and reduces them to two vectors, namely a **sum vector** and a **carry vector**
- CSA's are based on the principle that carries do not have to be added as soon as possible, but can be combined in a later step
- An n-bit CSA consist of n disjoint full adders






# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$




# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$




# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$




# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$




# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$



# Adder Propagation Delay

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline \end{array}$$




# Critical Path


- Critical Path = Longest possible delay path

Assume  $t_{sum} = 5$  ns,

$t_{carry} = 4$  ns




# Combinational Multiplier







# Combinational Multiplier




# Combinational Multiplier




# Combinational Multiplier




# Combinational Multiplier




# Combinational Multiplier




# Combinational Multiplier



# Combinational Multiplier




# Combinational Multiplier





# Critical Paths



←..... Critical Path 1  
←..... Critical Path 2

# Combinational Multiplier Analysis


- Large Area due to  $(n-1)$   $m$ -bit adders
  - $n-1$  because the first adder adds the first two partial products and then each adder afterwards adds one more partial product
- Propagation delay is in two dimensions
  - proportional to  $m+n$

Carry-Lookahead Adders

# **FAST ADDERS**

# Ripple Carry Adders

- Ripple-carry adders (RCA) are slow due to carry propagation
  - At least 2 levels of logic per full adder



# Fast Adders

- Rather than calculating one carry at a time and passing it down the chain, can we compute a group of carries at the same time
- To do this, let us define some new signals for each column of addition:
  - $p_i$  = Propagate: This column will propagate a carry-in (if there is one) to the carry-out.  
 $p_i$  is true when  $A_i$  or  $B_i$  is 1  $\Rightarrow p_i = A_i + B_i$
  - $g_i$  = Generate: This column will generate a carry-out whether or not the carry-in is '1'  
 $g_i$  is true when  $A_i$  and  $B_i$  is 1  $\Rightarrow g_i = A_i \cdot B_i$
- Using these signals, we can define the carry-out ( $c_{i+1}$ ) as:

$$c_{i+1} = g_i + p_i c_i$$

# Carry Lookahead Logic


- Define each carry in terms of  $p_i$ ,  $g_i$  and the initial carry-in ( $c_0$ ) and not in terms of carry chain (intermediate carries:  $c_1, c_2, c_3, \dots$ )
- $c_1 =$
- $c_2 =$
- $c_3 =$
- $c_4 =$

# Carry Lookahead Logic


- Define each carry in terms of  $p_i$ ,  $g_i$  and the initial carry-in ( $c_0$ ) and not in terms of carry chain (intermediate carries:  $c_1, c_2, c_3, \dots$ )
- $c_1 = g_0 + p_0 c_0$
- $c_2 = g_1 + p_1 c_1 = g_1 + p_1 g_0 + p_1 p_0 c_0$
- $c_3 = \dots$
- $c_4 = \dots$

# Carry Lookahead Analogy

- Consider the carry-chain like a long tube broken into segments. Each segment is controlled by a valve (propagate signal) and can insert a fluid into that segment (generate signal)
- The carry-out of the diagram below will be true if  $g_1$  is true or  $p_1$  is true and  $g_0$  is true, or  $p_1$ ,  $p_0$  and  $c_1$  is true









# Carry Lookahead Adder

- Use carry-lookahead logic to generate all the carries in one shot and then create the sum
- Example 4-bit CLA shown below



# Carry Lookahead Adder


- Use carry-lookahead logic to generate all the carries in one shot and then create the sum
- Example 4-bit CLA shown below



# 4-bit Adders


- 74LS283 chip implements a 4-bit adder using CLA methodology

$$\begin{array}{r}
 A_3 A_2 A_1 A_0 = A \\
 + B_3 B_2 B_1 B_0 = B \\
 \hline
 S_4 S_3 S_2 S_1 S_0 = S
 \end{array}$$



# 16-Bit CLA

- But how would we make a 16-bit adder?
- Should we really just chain these fast 4-bit adders together?
  - Or can we do better?



16-bit RCA Delay =  $16 \cdot 2 = 32$  gate delays

Delay of the above adder design =  $3 + 2 + 2 + 3 = 10$  gates

Let us improve by looking ahead at a higher level to produce C16, C12, C8, C4 in parallel

Define P and G as the overall Propagate and Generate signals for a set of 4 bits

$$P = p_3 \cdot p_2 \cdot p_1 \cdot p_0$$

$$G = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0$$

What's the difference between the equation for G here and C4 on the previous slides


**REVIEW ON YOUR OWN FOR CLA  
LAB**

# 16-bit CLA Closer Look

- Each 4-bit CLA only propagates its overall carry-in if each of the 4 columns propagates:
  - $P_0 = p_3 \bullet p_2 \bullet p_1 \bullet p_0$
  - $P_1 = p_7 \bullet p_6 \bullet p_5 \bullet p_4$
  - $P_2 = p_{11} \bullet p_{10} \bullet p_9 \bullet p_8$
  - $P_3 = p_{15} \bullet p_{14} \bullet p_{13} \bullet p_{12}$
- Each 4-bit CLA generates a carry if any column generates and the more significant columns propagate
  - $G_0 = g_3 + (p_3 \bullet g_2) + (p_3 \bullet p_2 \bullet g_1) + (p_3 \bullet p_2 \bullet p_1 \bullet g_0)$
  - ...
  - $G_3 = g_{15} + (p_{15} \bullet g_{14}) + (p_{15} \bullet p_{14} \bullet g_{13}) + (p_{15} \bullet p_{14} \bullet p_{13} \bullet g_{12})$
- The higher order CLL logic (producing  $C_4, C_8, C_{12}, C_{16}$ ) then is realized as:
  - $(C_4) \Rightarrow C_1 = G_0 + (P_0 \bullet c_0)$
  - ...
  - $(C_{16}) \Rightarrow C_4 = G_3 + (P_3 \bullet G_2) + (P_3 \bullet P_2 \bullet G_1) + (P_3 \bullet P_2 \bullet P_1 \bullet G_0) + (P_3 \bullet P_2 \bullet P_1 \bullet P_0 \bullet c_0)$
- These equations are exactly the same CLL logic we derived earlier

# 16-Bit CLA

- Understanding 16-bit CLA hierarchy...




Delay =  
 = \_\_\_ = Delay in producing  $p_i, g_i$   
 = \_\_\_ = Delay in producing  $P_i^*, G_i^*$   
 = \_\_\_ = Delay in producing  $C_4, C_8, C_{12}, C_{16}$   
 = \_\_\_ = Delay in producing  $c_{15}$   
 = \_\_\_ = Delay in producing  $S_{15}$



# 64-Bit CLA

- We can reuse the same CLL logic to build a 64-bit CLA



= \_\_\_ = Delay in producing S63  
 Is the delay in producing s63 the same as in s35?  
 = \_\_\_ = Delay in producing S2  
 = \_\_\_ = Delay in producing S0

= \_\_\_ = Delay in producing  $p_i^*, g_i^*$   
 = \_\_\_ = Delay in producing  $P_j^{**}, G_j^{**}$   
 = \_\_\_ = Delay in producing C48  
 = \_\_\_ = Delay in producing C60  
 = \_\_\_ = Delay in producing C63  
 = \_\_\_ = Delay in producing S63  
 = \_\_\_ Total Delay

# Summary

- You should now be able to build:
  - Fast Adders
  - Comparators