

Spiral 2-1

Datapath Components: Counters Adders Design Example: Crosswalk Controller



Spiral Content Mapping

Spiral	Theory	Combinational Design	Sequential Design	System Level Design	Implementation and Tools	Project
1	 Performance metrics (latency vs. throughput) Boolean Algebra Canonical Representations 	 Decoders and muxes Synthesis with min/maxterms Synthesis with Karnaugh Maps 	 Edge-triggered flip-flops Registers (with enables) 	 Encoded State machine design 	 Structural Verilog HDL CMOS gate implementation Fabrication process 	
2	 Shannon's Theorem 	 Synthesis with muxes & memory Adder and comparator design 	 Bistables, latches, and Flip- flops Counters Memories 	 One-hot state machine design Control and datapath decomposition 	 MOS Theory Capacitance, delay and sizing Memory constructs 	
3				 HW/SW partitioning Bus interfacing Single-cycle CPU 	 Power and other logic families EDA design process 	

Learning Outcomes

- I understand the control inputs to counters
- I can design logic to control the inputs of counters to create a desired count sequence
- I understand how smaller adder blocks can be combined to form larger ones
- I can build larger arithmetic circuits from smaller building blocks
- I understand the timing and control input differences between asynchronous and synchronous memories

DATAPATH COMPONENTS




School of Engineering



Digital System Design

- Control (CU) and Datapath Unit (DPU) paradigm
 - Separate logic into datapath elements that operate on data and control elements that generate control signals for datapath elements
 - Datapath: Adders, muxes, comparators, counters, registers (shift, with enables, etc.), memories, FIFO's
 - Control Unit: State machines/sequencers






COUNTERS

Counters

- Count (Add 1 to Q) at each clock edge
 - Up Counter: $Q^* = Q + 1$
 - Can also build a down counter as well ($Q^* = Q 1$)
- Standard counter components include other features
 - Resets: Reset count to 0
 - Enables: Will not count at edge if EN=0
 - Parallel Load Inputs: Can
 initialize count to a value P (i.e.
 Q* = P rather than Q+1)



How would you design the adder block above for a 4-bit counter? Only 4-inputs, use T.T. and K-Maps!




USC Viterbi^(2-1.8)

School of Engineering


Sample 4-bit Counter

- 4-bit Up Counter
 - RST: a synchronous reset input
 - PE and P_i inputs: loads Q with P when PE is active
 - CE: Count Enable
 - Must be active for the counter to count up
 - TC (Terminal Count) output
 - Active when Q=1111 AND counter is enabled
 - $TC = EN \cdot Q3 \cdot Q2 \cdot Q1 \cdot Q0$
 - Mealy output
 - Indicates that on the next edge it will roll over to 0000




CLK	RST	PE	CE	Q*
0,1	Х	Х	Х	Q
†	1	Х	Х	0
† †	0	1	Х	Р
† †	0	0	0	Q
↑	0	0	1	Q+1








Counter Exercise






Counter Design

• Sketch the design of the 4-bit counter presented on the previous slides





Design a 12-bit Counter




Q9	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	1	1	1
0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	1	1	1	1	1
0	0	1	1	1	1	0	0	0	0
0	0	1	1	1	1	0	0	0	1
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	0	0	0	0



Counter Example

Design a circuit that counts each clock cycle to produce the pattern 5, 6, 7, 8, 9, 5, 6, 7, 8, 9, 5...9, 5...9,...







ADDERS

Adder Intro

- So how would we build a circuit to add two numbers?
- Let's try to design a circuit that can add ANY two 4-bit numbers, X[3:0] and Y[3:0]
 - How many inputs?
 - Can we use K-Maps or sum of minterms, etc?





School of Engineering

Adder Intro

School of Engineering

- Idea: Build a circuit that performs one column of addition and then use 4 instances of those circuits to perform the overall 4-bit addition
- Let's start by designing a circuit that adds 2-bits: X and Y that are in the same column of addition


$$0|1|1|0 = X$$
+ 0|1|1|1 = Y
1|1|0|1



Addition – Half Adders

- Addition is done in columns
 - Inputs are the bit of X, Y
 - Outputs are the Sum Bit and Carry-Out (C_{out})
- Design a Half-Adder (HA) circuit that takes in X and Y and outputs S and C_{out}


Χ	Y	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





Addition – Half Adders

- We'd like to use one adder circuit for each column of addition
- Problem:
 - No place for Carry-out of last adder circuit
- Solution
 - Redesign adder circuit to include an input for the carry






Addition – Full Adders

- Add a Carry-In input(C_{in})
- New circuit is called a Full Adder (FA)

X	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1







• Find the minimal 2-level implementations for Cout and S...


Х	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adder Logic

- S = X xor Y xor Cin
 - Recall: XOR is defined as true when ODD number of inputs are true...exactly when the sum bit should be 1
- Cout = XY + XCin + YCin
 - Carry when sum is 2 or more (i.e. when at least 2 inputs are 1)
 - Circuit is just checking all combinations of 2 inputs










0110


0111





0110

• Connect bits of top number to X inputs






Addition – Full Adders

• Connect bits of bottom number to Y inputs


0110 = X+ 0111 = Y





• Be sure to connect first C_{in} to 0

0110 = X+ 0111 = Y






 Use 1 Full Adder for each column of addition 01100


0110 = X


+ 0111 = Y

1101



























Performing Subtraction w/ Adders

• To subtract - Flip bits of Y - Add 1 $0101 = X \qquad 0101$ $- 0011 = Y \qquad + 1100$ $0010 \qquad 1$




USC Viterbi^(2-1.32)


School of Engineering

Performing Subtraction w/ Adders

To subtract
 – Flip bits of Y

– Add 1






USC Viterbi^(2-1.33)


School of Engineering

Performing Subtraction w/ Adders

To subtract
 – Flip bits of Y

– Add 1






USC Viter bi^(2-1.34)


School of Engineering

Performing Subtraction w/ Adders

To subtract
 – Flip bits of Y

– Add 1








4-bit Adders


• 74LS283 chip implements a 4-bit adder






Building an 8-bit Adder

- Use (2) 4-bit adders to build an 8-bit adder to add X=X[7:0] and Y= Y[7:0] and produce a sum, S=[7:0] and a carry-out, C8.
 - Make sure you understand the difference between system labels (actual signal names from the top level design) and device labels (placeholder names for the signals inside each block).






EXERCISES



Adding Many Bits

- You know that an FA adds X + Y + Ci
- Use FA and/or HA components to add 4 individual bits:


A + B + C + D





Adding 3 Numbers


 Add X[3:0] + Y[3:0] + Z[3:0] to produce
 F[?:0] using the adders shown plus
 any FA and HA
 components you
 need





Mapping Algorithms to HW


- Wherever an if..then..else statement is used usually requires a mux
 - if(A[3:0] > B[3:0])
 - Z = A+2
 - else
 - Z = B+5





Mapping Algorithms to HW


- Wherever an if..then..else statement is used usually requires a mux
 - if(A[3:0] > B[3:0])
 - Z = A+2
 - else
 - Z = B+5






Adder / Subtractor

- If sub/~add = 1
 Z = X[3:0]-Y[3:0]
- Else
 - Z = X[3:0] + Y[3:0]






USC Viterbi

School of Engineering

Adder / Subtractor

- If sub/~add = 1
 Z = X[3:0]-Y[3:0]
- Else
 - Z = X[3:0] + Y[3:0]

SUB/ ~ADD	Yi	Bi
0	0	
0	1	
1	0	
1	1	




Another Example

- Design a circuit that takes a 4-bit binary number, X, and two control signals, A5 and M1 and produces a 4-bit result, Z, such that:
- Z = X + 5, when A5, M1 = 1,0
- Z = X 1, when A5, M1 = 0,1
- Z = X, when A5, M1 = 0,0

11		4-bit Adder Input					
	A5	M1	B3	B2	B1	BO	
	0	0					
	0	1					
	1	0					
	1	1	d	d	d	d	

School of Engineering





ROMS AND MEMORIES


Memories

School of Engineering

- Memories store (write) and retrieve (read) data
 - Read-Only Memories (ROM's): Can only retrieve data (contents are initialized and then cannot be changed)
 - Read-Write Memories (RWM's): Can retrieve data and change the contents to store new data

ROM's

- Memories are just tables of data with rows and columns
- When data is read, one entire row of data is read out
- The row to be read is selected by putting a binary number on the address inputs




ROM



ROM's

- Example
 - Address = 4 dec. = 100 bin.
 is provided as input
 - ROM outputs data in that row (1101 bin.)



2-1.48


School of Engineering

Memory Dimensions

A₀

A₁


- Memories are named by their dimensions:
 - Rows x Columns
- n rows and m columns => n x m ROM
- 2ⁿ rows => n address bits (or k rows => log₂k address bits)
- m cols. => m data outputs





RWM's

- Writable memories provide a set of data inputs for write data (as opposed to the data outputs for read data)
- A control signal R/W
 (1=READ / 0 = WRITE) is
 provided to tell the
 memory what operation
 the user wants to perform




8x4 RWM



RWM's

- Write example
 - Address = 3 dec. = 011 bin.
 - DI = 12 dec. = 1100 bin.
 - $R/\overline{W} = 0 => Write op.$
- Data in row 3 is overwritten with the new value of 1100 bin.









USC Viter bi^(2-1.52)

School of Engineering

Asynchronous Memories

- Notice that there is no clock signal with this memory
- Devices that do not use a clock signal are called "asynchronous" devices
- For these memories, the address must be kept valid and stable for at least t_{acc} amount of time







Asynchronous vs. Synchronous Memories

- Asynchronous memories use no CLK signal
 - For read: Address and R/W signal must be held steady for a certain period of time before DO outputs become valid
 - For write: Address, DI, and R/W signal must be held steady for a certain period of time before internal memory is updated
- Synchronous memories use a CLK signal
 - For read: Address and R/W signal will be registered on the CLK edge and then DO will become valid during that subsequence clock cycle
 - For write: Address, DI and R/W signals will be registered on the CLK edge and then the internal memory updated during the subsequent clock cycle

A ₀	
A ₀ A ₁	
A ₂	
DIo	DO ₀
DI ₁	DO ₁
DI ₂	DO ₂
DI ₃	DO ₃
R/W	
CLK	


Synchronous memories add a clock signal and the input values at a clock edge will only be processed during the subsequence clock cycle

USC Viterbi^(2-1.54)

School of Engineering

Synchronous Timing


- For synchronous memories the address must be valid and stable at the clock edge but then may be changed
- EN = Overall enable (unless it is 1) the memory won't read or write (we assume EN=1)
- WEN = Write enable
 1 = Write / 0 = read





Using Memories

Add two 8 number arrays (C[i] = A[i] + B[i])






Crosswalk Controller

SYSTEM DESIGN EXAMPLE




Digital System Design

- Control and Datapath Unit paradigm
 - Separate logic into datapath elements that operate on data and control elements that generate control signals for datapath elements
 - Datapath: Adders, muxes, comparators, counters, registers (w/ enables)
 - Control Unit: State machines/sequencers



Crosswalk Controller

- Design a crosswalk controller to adhere to the following description
- 8 ticks of the clock in the WALK phase
- 8 ON/OFF BLINKING hand cycles (16 total ticks)
- Count 8 downto 1 on the NUM display while hand is blinking
- 16 cycles in the SOLID hand





School of Engineering



Crosswalk State Machine


 Use a 4-bit counter to count cycles along with an additional gate or two...







Crosswalk Controller Operation



USC Viterbi (2-1.61) School of Engineering

Summary

- You should now be able to build:
 - Registers (w/ Enables)
 - Counters
 - Adders