

## Spiral 1 / Unit 8

Transistor Implementations

CMOS Logic Gates

## Outcomes

- I know the difference between combinational and sequential logic and can name examples of each.
- I understand latency, throughput, and at least 1 technique to improve throughput
- I can identify when I need state vs. a purely combinational function
  - I can convert a simple word problem to a logic function (TT or canonical form) or state diagram
- I can use Karnaugh maps to synthesize combinational functions with several outputs
- I understand how a register with an enable functions & is built
- I can design a working state machine given a state diagram
- I can implement small logic functions with complex CMOS gates

## DEMORGAN'S THEOREM

## DeMorgan's Theorem

$$F = (\overline{X} + Y) + \overline{Z} \cdot (Y + W)$$

*To find  $F'$ , invert both sides of the equation and then use DeMorgan's theorem to simplify...*

$$\overline{F} = \overline{(\overline{X} + Y) + \overline{Z} \cdot (Y + W)}$$

## Generalized DeMorgan's Theorem

$$F'(X_1, \dots, X_n, +, \cdot) = F(X_1', \dots, X_n', \cdot, +)$$

To find  $F'$ , swap AND's and OR's and complement each literal. However, you must maintain the original order of operations.

Note: This parentheses doesn't matter (we are just OR'ing  $X'$ ,  $Y$ , and the following subexpression)

$$F = (\bar{X} + Y) + \bar{Z} \cdot (Y + W)$$

$$F = \bar{X} + Y + (\bar{Z} \cdot (Y + W))$$

Fully parenthesized to show original order of ops.

$$\bar{F} = X \cdot \bar{Y} \cdot (Z + (\bar{Y} \cdot \bar{W}))$$


AND's & OR's swapped  
Each literal is inverted

With focus on MOS Transistors

## SEMICONDUCTOR TECHNOLOGY


## DeMorgan's Theorem Example

- Cancel as many bubbles as you can using DeMorgan's theorem.




## Evolution of transistor in ICs

- BJT invention, Bell Labs, 1947
- Single transistor, TI, 1958
- CMOS gate, Fairchild, 1963
  - First processor, Intel, 1970
- Very Large Scale Integration, 1978
  - Up to 20k transistor
- Ultra Large Scale Integration, 1989
  - More than 1 million per chip
- System-on-Chip, 2002-2015
  - Millions to several billion transistors



## Invention of the Transistor

- Vacuum tubes ruled in first half of 20<sup>th</sup> century  
Large, expensive, power-hungry, unreliable
- 1947: first point contact transistor
  - John Bardeen and Walter Brattain at Bell Labs
  - See *Crystal Fire*  
by Riordan, Hoddeson




## Growth Rate

- 53% compound annual growth rate over 50 years
  - No other technology has grown so fast so long
- Driven by miniaturization of transistors
  - Smaller is cheaper, faster, lower in power!
  - Revolutionary effects on society




[Moore65]  
Electronics Magazine

## Minimum Feature Size



## Intel 4004 Micro-Processor



1971  
1000 transistors  
1 MHz operation

## Intel Core i7

2<sup>nd</sup> Gen. Intel Core i7 Extreme Processor for desktops launched in Q4 of 2012

- #cores/#threads: 6/12
- Technology node: 32nm
- Clock speed: 3.5 GHz
- Transistor count: Over one billion
- Cache: 15MB
- Addressable memory: 64GB
- Size: 52.5mm by 45.0mm mm<sup>2</sup>



## ARM Cortex A15


ARM Cortex A15 in 2011 to 2013

- 4 cores per cluster, two clusters per chip
- Technology node: 22nm
- Clock speed: 2.5 GHz
- Transistor count: Over one billion
- Cache: Up to 4MB per cluster
- Addressable memory: up to 1TB
- Size: 52.5mm by 45.0mm



## Cortex-A72


Cortex-A72: Accelerating Usable Performance



## IBM z13 Storage Controller


z13 Storage Control (SC) Chip Detail

- **CMOS 14S0 22nm SOI Technology**
  - 15 Layers of metal
  - 7.1 Billion transistors
  - 12.4 Miles of copper wire
- **Chip Area –**
  - 28.4 x 23.9 mm
  - 678 mm<sup>2</sup>
  - 11,950 power pins
  - 1,707 Signal Connectors
- **eDRAM Shared L4 Cache**
  - 480 MB per SC chip (Non-inclusive)
  - 224 MB L3 NIC Directory
  - 2 SCs = 960 MB L4 per z13 drawer
- **Interconnects (L4 – L4)**
  - 3 to CPs in node
  - 1 to SC (node – node) in drawer
  - 3 to SC nodes in remote drawers
- **6 Clock domains**




## Annual Sales


- $>10^{19}$  transistors manufactured in 2008  
– 1 billion for every human on the planet



## Cost per Transistor



## Internet Traffic Growth




## TRANSISTOR BASICS







# Silicon Lattice and Dopant Atoms



- **Pure silicon:** 3-D lattice of atoms (a cubic crystal) and a poor conductor
- Conductivity can be raised by adding either donors or acceptor
  - **Group V:** Group V dopant impurities, which have more free electrons than silicon
    - The resulting material is called n-type
  - **Group III:** dopants impurities which have lack of electrons
    - The resulting material is called p-type

# Transistor Types


- Bipolar Junction Transistors (BJT)
  - \_\_\_\_\_ or \_\_\_\_\_ silicon structure
  - Small \_\_\_\_\_ into very thin base layer controls large currents between emitter and collector
  - However the fact that it requires a current into the base means it burns power (\_\_\_\_\_ ) and thus \_\_\_\_\_ how many we can integrate on a chip (i.e. density)
- Metal Oxide Semiconductor Field Effect Transistors
  - nMOS and pMOS MOSFETS
  - Voltage applied to insulated gate controls current between source and drain
    - Gate input requires no \_\_\_\_\_ current...thus low power!



We will focus on MOSFET in this class


# NMOS Transistor Physics

- Transistor is started by implanting two n-type silicon areas, separated by p-type




# NMOS Transistor Physics

- A thin, insulator layer (silicon dioxide or just "oxide") is placed over the silicon between source and drain




## NMOS Transistor Physics

- A thin, insulator layer (silicon dioxide or just “oxide”) is placed over the silicon between source and drain
- Conductive polysilicon material is layered over the oxide to form the gate input




## NMOS Transistor Physics

- \_\_\_\_\_ voltage (charge) at the gate input *repels* the extra positive charges in the p-type silicon
- Result is a negative-charge channel between the source input and drain




## NMOS Transistor Physics

- Electrons can flow through the negative channel from the source input to the drain output
- The transistor is \_\_\_\_\_



## NMOS Transistor Physics


- If a \_\_\_\_\_ voltage (negative charge) is placed on the gate, no channel will develop and no current will flow
- The transistor is \_\_\_\_\_





## PMOS vs. NMOS

- PMOS transistors can also be made that are on when the gate voltage is \_\_\_\_ and off when it is




Understanding physical constraints

## CMOS TRANSISTOR LEVEL IMPLEMENTATION


## NMOS and PMOS Transistors

- NMOS conducts when gate input is at a high voltage (logic '1')
- PMOS conducts when gate input is at a low voltage (logic '0')




## NMOS Transistors in Series/Parallel Connection

- Transistors can be thought as a switch controlled by its gate signal
- NMOS switch closes when switch control input is high




## PMOS Transistors in Series/Parallel Connection

- PMOS switch closes when switch control input is low





## We All Have Our Strengths

- NMOS are:
  - Good at pulling the output voltage \_\_\_\_\_
  - Bad at pulling the output voltage \_\_\_\_\_
- PMOS are:
  - Good at pulling the output voltage \_\_\_\_\_
  - Bad at pulling the output voltage \_\_\_\_\_




## NMOS and PMOS Transistors

- NMOS transistors work best when one terminal is connected to a low voltage source, pulling the other terminal down to that voltage
  - Normally, source terminal is connected to \_\_\_\_\_
- PMOS transistors work best when one terminal is connected to a high voltage source, pulling the other terminal down to that voltage
  - Normally, source terminal is connected to \_\_\_\_\_ supply voltage (+5V, +3V, etc.)



## CMOS

- Complimentary MOS (CMOS)
  - Use PMOS to connect output to high voltage source
    - We call this the Pull-Up Network
  - Use NMOS to connect output to low voltage source (usually = GND)
    - We call this the Pull-Down Network
  - Either PMOS or NMOS should create a conductive path to output, but not both




	Pull-up OFF	Pull-up ON
Pull-down OFF		
Pull-down ON		

## Signal Strength

- *Strength* of signal
  - How close it approximates ideal voltage source
- $V_{DD}$  and GND rails are strongest 1 and 0
- nMOS passes \_\_\_\_\_
  - But degraded or \_\_\_\_\_
- pMOS passes \_\_\_\_\_
  - But degraded or \_\_\_\_\_
- Thus nMOSes are best for the pull-down network, pMOSes are best for the pull-up network


## CMOS Inverter

- Inverter can be formed using one PMOS and NMOS transistor
- The input value connects to both gate inputs
- The output is formed at the junction of the drains




## CMOS Inverter

- When input is 1, NMOS conducts and output is pulled down to 0V (GND)
- When input is 0, PMOS conducts and output is pulled up to 3V ( $V_{DD}$ )




## CMOS 'NAND' Gate

- If A and B = 1, the output of the first circuit is pulled to 0 (opposite of AND function)
- If A or B = 0, the output of the first circuit is pulled to 1 (opposite of AND function)
- Rule of *Conduction Complements*
  - Pull-up network is the dual (complement) of pull-down
  - Parallel -> series, series -> parallel




## CMOS 'AND' Gate

- If A and B = 1, the output of the first circuit is pulled to 0 (opposite of AND function)
- If A or B = 0, the output of the first circuit is pulled to 1 (opposite of AND function)
- Inverter is then used to produce true AND output




## CMOS 'NOR' Gate

- If A or B = 1, the output of the first circuit is pulled to 0 (opposite of OR function)
- If A and B = 0, the output of the circuit is pulled to 1 (opposite of OR function)
- Rule of *Conduction Complements*
  - Pull-up network is the dual (complement) of pull-down
  - Parallel -> series, series -> parallel





## CMOS 'NOR' Gate

- If A or B = 1, the output of the first circuit is pulled to 0 (opposite of OR function)
- If A and B = 0, the output of the circuit is pulled to 1 (opposite of OR function)
- Inverter is then used to produce true OR output



## Compound Gates


- How could you build this gate?
- You could try building each gate separately
  - Two AND gates = \_\_\_\_ transistors
  - One NOR gate = \_\_\_\_ transistors
- With DeMorgan's
  - Two NAND gates = \_\_\_\_ transistors
  - One AND gate = \_\_\_\_ transistors
- Or you could take build it as a single compound gate.



## Compound Gates

- *Compound gates* can do any inverting function
- Ex: AND-OR-INVERT (AOI)

$$Y = \overline{A \cdot B + C \cdot D}$$



## Compound Gate Approach

- For an inverting function just look at the expression (w/o the inversion) and...
  - Implement the PDN using:
    - Series connections for \_\_\_\_\_
    - Parallel connections for \_\_\_\_\_
  - Implement PUN as dual of PDN
    - Swap \_\_\_\_\_ and \_\_\_\_\_
- If function is non-inverting just add an inverter at the \_\_\_\_\_


## Compound Gate Example

$$Y = \overline{D \cdot (A + B + C)}$$

## Compound Gate Example

$$\text{OUT} = \overline{D + A \cdot (B + C)}$$

## Compound Gate Example (cont.)



## Another Compound Gate Example

$$OUT = A \cdot D + B(C + E)$$


$$OUT = \overline{\overline{A \cdot D + B(C + E)}}$$

Add an inverter at the output

Implement inverting function using compound CMOS gate

OR apply DeMorgan's theorem with the inner inversion and just build the resulting circuit


## Build a 2-to-1 mux at the Transistor Level




## FABRICATION




## MOS Layout Structure



L: Channel Length  
W: Channel Width




## CMOS Layout Structure



- Both n-channel (NMOS) and p-channel (PMOS) transistors are built on the same chip substrate
  - Well:** A special region created in which the semiconductor type is opposite the substrate's type
    - Example: n-well
      - CMOS fabrication technology to create a n-type substrate inside the already p-type substrate
      - The n-well is used to create the PMOS transistors


## Layers

- Start from the bottom up
  - Build the n- and p-type material areas on the silicon
  - Lay the insulator layer (oxide) over the silicon
  - Place the polysilicon (gate) on top of the oxide
  - Connect wires to the source, gate, and drain use layers of metal above the gate



## Photolithography

- An IC consists of several layers of material that are manufactured in successive steps
- Lithography is used to selectively process the layers where the 2-D mask geometry is copied on the surface
- Once the desired shape is patterned with photoresist the unprotected areas are etched away
- Lift-off and etching are different techniques to remove and shape




## Photolithography

- Expose only specific areas of the chip for layer deposition or etching
- A layer of “photoresist” material is deposited on the chip
- “Photoresist” becomes soluble when exposed to ultraviolet light




## Photolithography

- Expose only specific areas of the chip for layer deposition or etching
- A layer of “photoresist” material is deposited on the chip
- “Photoresist” becomes soluble when exposed to ultraviolet light
- Using a mask to cast a shadow, some portions of photoresist can be kept while the remainder is washed away




## Ion Implantation

- After washing away soluble photoresist, silicon in the shape of the mask is exposed
- Can be implanted with ions to make n- or p-type material




## Resulting Material

- After implantation, remaining photoresist can be exposed and washed away leaving n-type silicon in the appropriate areas




## Layer Deposition

- For layers above the surface (oxide, gate polysilicon, and metal wires), a similar but slightly different process is used
  - Entire layer of material is deposited over entire area
  - Covered with photoresist
  - Mask is used to indicate where material is desired




## Layer Deposition

- For layers above the surface (oxide, gate polysilicon, and metal wires), a similar but slightly different process is used
  - Entire layer of material is deposited over entire chip
  - Covered with photoresist
  - Mask is used to indicate where material is desired
  - Wash away exposed photoresist
  - Use chemical/mechanical etching process to remove exposed oxide




## Layer Deposition

- For layers above the surface (oxide, gate polysilicon, and metal wires), a similar but slightly different process is used
  - Entire layer of material is deposited over entire chip
  - Covered with photoresist
  - Mask is used to indicate where material is desired
  - Wash away exposed photoresist
  - Use chemical/mechanical etching process to remove exposed oxide
  - Remaining photoresist can be removed exposing oxide in the desired location





## Layer Deposition

- Process is repeated for gate (polysilicon) and metal wire layers
- A separate mask is required for each layer to indicate where the substance should be kept and where it should be etched away




## Simplified CMOS Fabrication Process



69

## Fabrication Images



[http://pubs.rsc.org/services/images/RSCpubs\\_ePlatform\\_Service\\_FreeContent\\_ImageService\\_svc1\\_imageService/ArticleImage/2003/ANt208563c/b208563c-t1.gif](http://pubs.rsc.org/services/images/RSCpubs_ePlatform_Service_FreeContent_ImageService_svc1_imageService/ArticleImage/2003/ANt208563c/b208563c-t1.gif)

<http://www.4004.com/assets/4004-east-mask-detail-hdcrop.gif>