

#### Outcomes

# Spiral 1 / Unit 8

#### Transistor Implementations CMOS Logic Gates

- I know the difference between combinational and sequential logic and can name examples of each.
- I understand latency, throughput, and at least 1 technique to improve throughput
- I can identify when I need state vs. a purely combinational function
  - I can convert a simple word problem to a logic function (TT or canonical form) or state diagram
- I can use Karnaugh maps to synthesize combinational functions with several outputs
- I understand how a register with an enable functions & is built
- I can design a working state machine given a state diagram
- I can implement small logic functions with complex CMOS gates

USC Viterbi

#### **DEMORGAN'S THEOREM**

School of Engineering

## DeMorgan's Theorem

 $\mathbf{F} = (\overline{\mathbf{X}} + \mathbf{Y}) + \overline{\mathbf{Z}} \bullet (\mathbf{Y} + \mathbf{W})$ 

To find F', invert both sides of the equation and then use DeMorgan's theorem to simplify...

 $\overline{\mathbf{F}} = \overline{(\overline{\mathbf{X}} + \mathbf{Y}) + \overline{\mathbf{Z}} \bullet (\mathbf{Y} + \mathbf{W})}$ 

#### Generalized DeMorgan's Theorem **DeMorgan's Theorem Example** $F'(X_1,...,X_n,+,\bullet) = F(X_1',...,X_n',\bullet,+)$ • Cancel as many bubbles as you can using DeMorgan's theorem. To find F', swap AND's and OR's and complement each literal. However, you must maintain the original order of operations. $F = (\overline{X} + Y) + \overline{Z} \bullet (Y + W)$ Note: This parentheses doesn't matter (we are just OR'ing X', Y, and the Fully parenthesized to following subexpression) $F = \overline{X} + Y + (\overline{Z} \bullet (Y + W))$ show original order of ops. AND's & OR's swapped $\overline{\mathbf{F}} = \mathbf{X} \bullet \overline{\mathbf{Y}} \bullet (\mathbf{Z} + (\overline{\mathbf{Y}} \bullet \overline{\mathbf{W}}))$ Each literal is inverted **USC**Vitert **USC**Vite **Evolution of transistor in ICs** • BJT invention, Bell Labs, 1947 • Single transistor, TI, 1958 • CMOS gate, Fairchild, 1963 - First processor, Intel, 1970 Very Large Scale Integration, 1978 With focus on MOS Transistors - Up to 20k transistor SEMICONDUCTOR TECHNOLOGY • Ultra Large Scale Integration, 1989 - More than 1 million per chip • System-on-Chip, 2002-2015

**USC** Viterbi

- Millions to several billion transistors

#### Invention of the Transistor

- Vacuum tubes ruled in first half of 20<sup>th</sup> century Large, expensive, power-hungry, unreliable
- 1947: first point contact transistor
  - John Bardeen and Walter Brattain at Bell Labs
  - See Crystal Fire
    by Riordan, Hoddeson



USC Viter bi

**USC**Viterbi

#### Growth Rate

- 53% compound annual growth rate over 50 years
  - No other technology has grown so fast so long
- Driven by miniaturization of transistors
  - Smaller is cheaper, faster, lower in power!
  - Revolutionary effects on society



Electronics Magazin

**USC**Vite

#### Minimum Feature Size



#### Intel 4004 Micro-Processor



1971 1000 transistors 1 MHz operation

### Intel Core 17

- 2<sup>nd</sup> Gen. Intel Core i7 Extreme Processor for desktops launched in Q4 of 2012
- #cores/#threads: 6/12
- Technology node: 32nm
- Clock speed: 3.5 GHz
- Transistor count: Over one billion
- Cache: 15MB
- Addressable memory: 64GB
- Size: 52.5mm by 45.0mm mm<sup>2</sup>



# **ARM Cortex A15**

ARM Cortex A15 in 2011 to 2013

- 4 cores per cluster, two clusters per chip
- Technology node: 22nm
- Clock speed: 2.5 GHz
- Transistor count: Over one billion
- Cache: Up to 4MB per cluster
- Addressable memory: up to 1TB
- Size: 52.5mm by 45.0mm



**USC**Viterbi













- Small \_\_\_\_\_ into very thin base layer controls large currents between emitter and collector
- However the fact that it requires a current into the base means it burns power (\_\_\_\_\_\_\_ and thus \_\_\_\_\_\_ how many we can integrate on a chip (i.e. density)
- Metal Oxide Semiconductor Field Effect Transistors
  - nMOS and pMOS MOSFETS
  - Voltage applied to insulated gate controls current between source and drain

Gate input requires no \_\_\_\_\_ current...thus low power!
 We will focus on MOSFET in this class

emitter base collector npn BJT

p-type

N-type MOSFET

**USC**Viterb

p-type n-type p-type

USC Viterbi

### **NMOS Transistor Physics**

• Pure silicon: 3-D lattice of atoms (a cubic crystal) and a poor

Conductivity can be raised by adding either donors or acceptor

- Group III dopants impurities which have lack of electrons

: Group V dopant impurities, which have more free

conductor

electrons than silicon

The resulting material is called n-type

The resulting material is called p-type

• Transistor is started by implanting two n-type silicon areas, separated by p-type



### NMOS Transistor Physics

 A thin, insulator layer (silicon dioxide or just "oxide") is placed over the silicon between source and drain



#### **USC**Viterbi **USC**Viterbi School of Engine School of Engir **NMOS Transistor Physics NMOS Transistor Physics** • A thin, insulator layer (silicon dioxide or just "oxide") voltage is placed over the silicon between source and drain (charge) at the gate Gate Input • Conductive polysilicon material is layered over the input repels the Source Input 0 Drain Output oxide to form the gate input extra positive 0 • n-type charges in the p-0 Gate Input type silicon Source Input Drain Output . . . . $\bullet \bullet \bullet \bullet \bullet$ • Result is a negativecharge channel conductive polysilicon 0000 p-type between the source negatively-charge positive charge $\bigcirc$ input and drain channel "repelled" Insulator Layer 0 n-type silicon (extra (oxide) negative charges) p-type silicon ("extra" positive charges) **USC**Viterbi **USC**Viterb **NMOS Transistor Physics NMOS Transistor Physics** Electrons can flow • If a voltage ٠ (negative charge) is through the Gate Input Gate Input negative channel placed on the gate, Drain Output Drain Output Source Input 0 Source Input $\odot$ 0 from the source no channel will 0 n-type n-type input to the drain develop and no 0 $\odot$ $\bigcirc$ $\bigcirc$ current will flow output 0 0 0 0 0 0 0 0 0 (-

The transistor is

0

No negative channel

between source and drain

= No current flow

p-type

• The transistor is

 $\odot$ 0 p-type Negative channel between source and drain = **Current flow** 



PMOS Transistors in Series/Parallel<sup>School of Engineering</sup> **USC**Viterb We All Have Our Strengths Connection PMOS switch closes when switch control input NMOS are: Good at pulling the output voltage is low Bad at pulling the output voltage • PMOS are: Good at pulling the output voltage F = 1 if Bad at pulling the output voltage NMOS F = 1 if GND ± **PMOS** Vdd GND ± **USC**Viterbi NMOS and PMOS Transistors **CMOS**  Complimentary MOS (CMOS) NMOS transistors work best when one Use PMOS to connect output to high terminal is connected to a low voltage voltage source source, pulling the other terminal • We call this the Pull-Up Network down to that voltage - Use NMOS to connect output to low PMOS voltage source (usually = GND) - Normally, source terminal is connected to Pull-Up · We call this the Pull-Down Network NMOS Network Output - Either PMOS or NMOS should PMOS transistors work best when one Inputs create a conductive path to NMOS terminal is connected to a high output, but not both Pull-Down voltage source, pulling the other Network terminal down to that voltage Pull-up OFF Pull-up ON - Normally, source terminal is connected to Pull-down OFF \_ supply voltage (+5V, +3V, etc.) PMOS Pull-down ON















