

Step 1: Description

- Much of the design process is done by a computer
- Human designers must describe and capture their circuits into a format a computer can use
- 1 form for use usually only at the transistor level:
 - Schematic Entry: computerized drawing of the gates/transistors and components and their connections
- 2 forms used for large digital designs
 - HDL (Hardware Description Language): text description of circuit (similar to programming languages)
 - Behavioral descriptions (C, Matlab, etc.)

Schematic Entry

- Schematics
 - Graphically "draw" the gates, components, and connecting wires of a design
 - Requires design at the structural level (i.e. must specify design down to the exact gate interconnections)
 - Hard to manage for large designs
 - Not as commonly used in industry as HDL's



HDL's

- "Programming" languages that describe hardware components (e.g. Verilog, VHDL)
- Functional descriptions (describe function at high level) or structural descriptions of digital components
- Easier to manage large designs

Functional				
assign $F = WX + \sim WY$				
or				
if (W==1 && X==1)				
F <= 1;				
else if (W==0 && Y==1)				
F <= 1;				
else				
F <= 0;				

Eurotional

Structural

and mygate0(n1,w,x); not mygate1(not_w, w); and mygate2(n2,not_w,y) or mygate3(f,n1,n2);

Step 2: Simulation



- Designer provides input stimulus to the circuit
 - Set X=1 at 5 ns.
 - Set Y=1 at 8 ns.
- Simulator will run inputs through your proposed circuit and show the outputs it would generate
- Use waveforms (values over time to see the behavior of a circuit)
- Designer must know what to expect and check against what is produced











- [size] `base value
 - size is number of bits in constant
 - base is o or O for octal, b or B for binary, d or D for decimal, h or H for hexadecimal
 - value is sequence of digits valid for specified base
 - Values a through f (for hexadecimal base) are case-insensitive
- Examples: ٠

٠

z[2:0]

٠

- 4'b0000 // 4-bits binary
- 6'b101101 // 6-bits binary
- 8'hfC // 8-bits in hex
- Decimal is default
- 17 // 17 decimal converted to appropriate # of unsigned bits

- and specify how they should be connected
- internal components and connections



Behavioral Modeling Operators ٠ Describe behavior and let synthesis tools select internal Operator types ٠ components and connections Non-blocking / Blocking assignment (<=, =) Advantages: – Arithmetic (+, -, *, /, %) Easier to specify Relational (<, <=, >, >=) - Synthesis tool can pick appropriate implementation (for — Equality (= =, !=, = = = , ! = =) speed / area / etc.) – Logical (&&, ||, !) - Bitwise (~, &, |, ^, ~^) module incrementer(a,z); [3:0] a; input Could instantiate a ripple- Reduction (&, ~&, |, ~|, ^, ~^) [3:0] z; output carry adder, a fast carrylookahead adder, etc. as – Shift (<<, >>) assign z = a + 1'b1; needed Conditional (?:) endmodule Concatenation and replication Use higher level operations and let synthesis tools infer the necessary logic **USC**Viterb **USC**Viterbi Multi-bit (Vector) Signals **Assign Statement** Used for combinational logic C16 Reference individual bits expressions (must output to a 'wire' module m1(x,f); C8 or groups of bits by signal type) input [2:0] x; C4 placing the desired index output Can be used anywhere in the body of a f; module m1(c16,c8,c4,f); module's code in brackets c16,c8,c4; input // f = minterm 5(e.g. x[3] or x[2:1]) All 'assign' statements run in parallel output f; assign $f = x[2] \& \neg x[1] \& x[0];$ n1; wire Change of any signal on RHS (right-٠ • Form vector from endmodule assign $f = \sim (c16 \& (c8 | c4));$ hand side) triggers re-evaluation of individual signals by LHS (output) endmodule placing signals in module incrementer(a, x, y, z); Format: ٠ brackets input [2:0] a; – assign output = expr; output x,y,z; (i.e. { }) and separate '&' means AND • '|' means OR with commas assign $\{x, y, z\} = a + 1;$ • '~' means NOT endmodule '^' means XOR

USC Viterbi

More Assign Statement

- Can be used with other operators besides simple logic functions
 - Arithmetic (+, -, *, /, %=modulo/remainder)
 - Shifting (<<, >>)
 - Relational
 - (<, <=, >, >=, !=, ==)
 - Produces a single bit output ('1' = true / '0' false)
 - Conditional operator (?:)
 - Syntax: condition ? statement_if_true : statement_if_false;

module m1(x,y,sub,s,cout,d,z,f,q); input [3:0] x,y; input sub; output [3:0] s,d; [3:0] z; output output cout, f, g; assign {cout, s} = $\{0, x\} + \{0, y\};$ assign d = x - y;assign f = (x == 4'h5);assign g = (y < 0);assign z = (sub==1) ? x-y : x+y;endmodule

USC Viterbi School of Enginee

Sample "Assign" statements

USC Viter

USC Viterbi School of Engine

Understanding Simulation Timing

- When expressing parallelism, an understanding of how time works is crucial
- Even though 'always' and 'assign' statements specify operations to be run in parallel, simulator tools run on traditional computers that can only execute sequential operations
- To maintain the appearance of parallelism, the simulator keeps track of events in a sorted event queue and updates signal values at appropriate times, triggering more statements to be executed

Explicit Time Delays

- In testbenches, explicit delays can be specified using '# delay'
 - When this is done, the RHS of the expression is evaluated at time t but the LHS is not updated until t+delay

module m1_tb; reg a,b,c; wire w,x,y,z; initial begin a = 1; #5 // delay 5 ns (ns=default) a = 0; b = 0; #2 // delay 2 more ns a = 1; endmodule

Simulator Event Queue

#2 // a = 1; dmodule	/ delay	2 more	ns	
Time		E١	vent	
0 n	IS	а	= 1	
5 n	IS	а	= 0	
5 n	IS	b	= 0	

a = 1

7 ns

Explicit Time Delays

 Assignments to the same signal without an intervening delay will cause only the last assignment to be seen

I	module m1_tb;		
	wire w,x,y,z;		
	initial begin		
	a = 1;		
	#5 // delay	5 ns (ns=defaul	t)
	a = 0;		
<u>م</u>	a = 1; ndmodule		
	indino da 10		
	Time	Event	

a = 1

 $a = \emptyset \rightarrow 1$

0 ns

5 ns

Simulator Event Queue

 Normal behavioral descriptions don't model propagation delay until the code is synthesized To operate correctly the simulators event queue must have some notion of what happens first, second, third, etc. Delta (δ) time is used Delta times are purely for ordering events and all occur in "0 time" The first event(s) occur at time 0 ns Next event(s) occur at time 0 + δ Next event(s) occur at time 0 + 2δ 	always (a, b, c, w, x, y) begin $w <= a \land b;$ $x <= b c;$ $y <= w \& x;$ Equivalent implementation $assign w = a \land b;$ assign $x = b c;$ assign $x = c;$ bill $b c;$ $b c;b c;<$	TESTBENCHES	
Testbenche	USC Viterbi School of Engineering	Testbench I	USC Viterbi School of Engineering
 Generate input stimulus (values) to your design over time Simulator will run the inputs through the circuit you described and find what the output from your circuit would be Designer checks whether the output is as expected, given the input sequence Testbenches consist of code to generate the inputs as well as instantiating the design/unit under test and possibly automatically 	Testbench Module Code to generate input stimulus Inputs Outputs Unit Under Test (UUT) (Your design module)	 Declared as a module just like the design circuit No inputs or outputs 	<pre>module my_tb; // testbench code endmodule</pre>

USC Viterbi School of Engineering

Implicit Time Delays

checking the results

USC Viterbi

USC Viterbi School of Engin **Testbench Signals UUT** Instantiation Declare signals in the module m1(x,y,z,f,q); module m1(x,y,z,f,g); ٠ Instantiate your design module testbench for the inputs and as a *component* (just like you input x,y,z; input x,y,z; output f,g; outputs of the design under instantiate a gate in you design) output f,q; . . . test • Pass the input and output endmodule . . . signals to the ports of the - inputs to your design should **Unit Under Test Unit Under Test** be declared type 'reg' in the design module my_tb; testbench (since you are For designs with more than 4 or module my tb; driving them and their value x,y,z; req 5 ports, use named mapping wire f,q; should be retained until you req x,y,z; rather than positional mapping wire f,g; m1 uut(x,y,z,f,g); change them) /* m1 uut(.x(x), .y(y), outputs from your design endmodule .z(z), .f(f), g(g)); should be declared type 'wire' since your design is driving endmodule Testbench them Testbench USC Viterbi **USC**Viterb Generating Input Stimulus (Values) Initial Block Statement module m1(x,y,z,f,g); • Tells the simulator to run this module my_tb; Now use Verilog code code just once (vs. always block input x,y,z; req x,y,z; to generate the input that runs on changes in output f,q; wire f,g; sensitivity list signals) values over a period of . . . m1 uut(x,y,z,f,g); endmodule Inside the "initial" block we can time Unit Under Test initial write code to generate values begin on the inputs to our design module my_tb; • Use "begin...end" to bracket the // input stimulus req $\mathbf{x}, \mathbf{y}, \mathbf{z};$ code (similar to { .. } in C or // code wire f,g; Java) ml uut(x,y,z,f,g); end /* m1 uut(.x(x), .y(y), .z(z), .f(f), endmodule .q(q)); */ endmodule Testbench Testbench



USC Viterbi School of Engine For loop For loop Integers can also be used module my_tb; **Question**: How much time module my_tb; • passes between as program control reg a,b; reg a,b; integer i; assignments to {a,b} integer i; variables You can't do "i++" as in initial • Answer: 0 time...in fact if initial C/C++ or Java • Verilog supports 'for' begin begin you look at a waveform, for(i=0;i<4;i=i+1)</pre> for(i=0;i<4;i=i+1)</pre> loops to repeatedly {a,b} will just be equal to begin begin a.b = 00. execute a statement 1,1...you'll never see any $\{a,b\} = i;$ $\{a,b\} = i;$ then 01, then 10. other combinations #10; end • Format: then 11 end end • We must explicitly insert - for(initial condition; endmodule end time delays! endmodule end condition; increment Here, 'i' acts as a counter for a loop. statement) Each time through the loop, i is incremented and then the decimal value Now, 10 nanoseconds will pass before is converted to binary and assigned to a we start the next iteration of the loop and b USC Viter bi **Generating Sequential Stimulus Clock Generation** ٠ module my_tb; clk, rst, s; reg Initialize in an initial block Continue toggling via an always always #5 clk = ~clk; process Reset generation ٠ initial begin clk = 1; rst = 1; s=0; Activate in initial block // wait 2 clocks - Deactivate after some period of @(posedge clk); time @(posedge clk); Can wait for each clock edge via rst = 0;@(posedge clk) s=1; @(posedge clk); s=0; CLK end RST endmodule S Generated stimulus