

# Spiral 1 / Unit 1

Combinational vs. Sequential Logic Latency vs. Throughput (Pipelining) Digital Design Goals Logic Functions


## Outcomes


**USC**Viterbi


- I know the difference between combinational and sequential logic and can name examples of each.
- I understand latency, throughput, and at least 1 technique to improve throughput
- I can identify when I need state vs. a purely combinational function
  - I can convert a simple word problem to a logic function (TT or canonical form) or state diagram
- I can use Karnaugh maps to synthesize combinational functions with several outputs
- I understand how a register with an enable functions & is built
- I can design a working state machine given a state diagram
- I can implement small logic functions with complex CMOS gates

### **COMBINATIONAL VS. SEQUENTIAL**

**USC**Viter







## Summary

- Combinational logic
  - Perform a specific function (mapping of 2<sup>n</sup> input combinations to desired output combinations)
  - No internal state or feedback
    - Given a set of inputs, we will always get the same output after some time (propagation) delay
- Sequential logic ("Storage" devices)
  - Registers made up of flip-flops/latches are the fundamental building blocks
    - Controlled by a "clock" signal
    - Sample data on a "clock" edge and remember that value until the next edge

#### USC Viterbi

## **Combinational vs. Sequential**


- Sequential logic (i.e. registers) is used to store values ("storage devices")
  - A register in HW is analogous to a \_\_\_\_\_ in SW (a variable or register stores a value until needed at a later time)
- Combinational logic is used to process bits (i.e. perform operations on values
  - Combinational logic in HW is analogous to


\_\_\_\_\_) in SW

Performance Depends on View Point?!


- What's faster:
  - A 747 Jumbo Airliner
  - An F-22 fighter jet
- If you are an individual interested in getting from point A to point B, then the \_\_\_\_\_
  - This is known as \_\_\_\_\_ [units of \_\_\_\_]
  - Time from the start of an operation until it completes
- If you are trying to \_\_\_\_\_\_ a large number of people, the \_\_\_\_\_\_ looks much better
  - This is known as \_\_\_\_\_ [units of \_\_\_\_]

## **THROUGHPUT & LATENCY**








USCViterbe	USC Viter 1-1.30
School of Engineering	Stood of Engineering
Recursive Sort (MergeSort)	Recursive Sort (MergeSort)
<ul> <li>Break sorting problem into smaller sorting problems and merge the results at the end</li> <li>Mergesort(0n) <ul> <li>If list is size 1, return</li> <li>Else</li> <li>Mergesort(0n/2 - 1)</li> <li>Mergesort(n/2n)</li> <li>Combine each sorted list of n/2 elements into a sorted n-element list</li> </ul> </li> </ul>	• Run-time analysis - # of recursion levels = • - Total operations to merge each level = • - Total operations total to merge two lists over all recursive calls at a particular level • Mergesort(2.4) 0 1 2 3 4 5 6 7 7 3 8 6 5 10 4 2 0 1 2 3 4 5 6 7 7 3 8 6 5 10 4 2 0 1 2 3 4 5 6 7 7 3 8 6 5 10 4 2 0 1 2 3 4 5 6 7 3 7 6 8 5 10 2 4 0 1 2 3 4 5 6 7 3 7 6 7 8 10 0 1 2 3 4 5 6 7 3 7 6 7 8 10 0 1 2 3 4 5 6 7 3 7 6 7 8 10 0 7 7 6 8 5 10 0 7 7 7 7 8 7 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
USCViter	USC Viterbi
Sorting: Software Implementation	School of Engineering
<ul> <li>To perform the algorithm in software means the processor fetches instructions, executes them, which causes the processor to then read and write the data in memory into it's sorted positions</li> <li>Sorting 64 element on a 2.8 GHz Xeon processor <ul> <li>microseconds</li> </ul> </li> <li>Can we do better w/ more HW? </li> </ul>	• Start with a small building block in HW: $\begin{array}{c} compare\_and\_swap (CAS) \\ - \_ input passed to Y0 and \_ to Y1 \\ \hline \\ $





- Use it \_\_\_\_\_\_ to produce 8 groups of 8 sorted numbers
- Then \_\_\_\_\_ the 8 groups of 8 into a single group of 64




















#### 1-1.61 **USC**Viterbi USC Viterbi School of Engin **3-bit Prime Number Function Multi-output Functions** • N-inputs, m-outputs Should specify ALL input combinations - Rather than simply T/F output, may want to produce a set Most common representation is a truth table ٠ of signals (i.e. a multi-bit number, etc.) - For those with SW experience, think of this as a large Write out all combos, interpret combos, then write in ٠ if..else if or switch structure to categorize the input answer XYZP XYZP 0 0 0 0 0 0 12 11 C1 C0 13 12 11 M1 M0 0 0 1 0 0 0 0 0 0 0 0 Primes between OFF-set Table 0 1 0 0 1 0 0 0 1 0 0 1 0 1 1 0 0 0 0 1 1 Truth if(x,y,z == 000) then 1 0 0 1 0 0 0 1 1 1 **ON-set** 0 1 0 P = 01 0 1 0 0 1 0 0 0 else if (x,y,z == 001) then 1 1 0 0 0 1 1 P = 01 1 1 0 0 1 1 else if (x,y,z == 010) then P = 11 1 1 1 ON-Set ( terms) : Combinations where output=1 If or Case statement Encode the highest input ID 1's Count of Inputs OFF-Set ( terms) : Combinations where output=0 (ie. 3, 2, or 1) that is ON (=1) **USC**Viterbi **Logic Function Examples Logic Functions** 3 possible representations of a function Billy likes pizza but can only ٠ Equation afford one-topping: Sausage, Schematic Truth Table Pepperoni, and Mushrooms. But Truth Table

- today only there is a sale on a mushroom and sausage pizza.
- What pizza's can Billy afford? Describe this function with a truth table.

Canonical Sums/Products (minterm/maxterm) representation provides a standard equation/schematic form that is unique per function

representation\*

equation/schematic) a function

Can convert between

We need a way to "

(convert from TT to

representations

Truth table is only

 $X_1 X_2$ 

0 0

0 1 0

1 0

1 1

Schematic

 $= x_1 x_2 + \overline{x_2}$ 

Equation

