

Processing Logic Approaches

- Custom Logic
 - Logic that directly implements a specific task
 Example above may use separate
 - adders and a multiplier unit
- General Purpose Processor
 - Logic designed to execute SW instructions
 - Provides basic processing resources that are reused by each instruction
- Design Decision: HW only or HW/SW
 - HW only = faster
 - HW/SW = much more flexible



USCViterbi



GPP Implementation of (X+Y)*(A+B)

HW/SW Design Example

- Suppose you need to design a JPEG encoder (converts raw pixels to JPG format...consisting of a preprocessing stage + encoding stage) for the camera on your mobile phone
- Your design considerations requirements
 - 1 second max. latency (time)
 - 200 mW max power
 - Energy (Power * Time) as low as possible
 - Consider time to market (design time) and cost
- Options
 - 1. Software only running on microcontroller/processor
 - 2. Hardware preprocessor + Software encoder
 - 3. Hardware preprocessor + Fixed-point software encoder
 - 4. Hardware preprocessor + encoder

	Option 1	Option 2	Option 3	Option 4
Performance (sec.)	> 10	9.1	1.5	0.1
Power (milliwatt)	< 200	33	33	40
Size (gates)	N/A	98,000	90,000	128,000
Energy (Joules=sec*watt)		0.3	0.05	0.004
Time to Market	3 months	6 months	8 months	12 months

Taken from "Embedded System Design" by Vahid and Givargis, Wiley and Sons Publishing 2002.

USC Viterbi

Integrated Solutions: Systems-On-Chip

- Chips now combine general purpose processing, hardware accelerated engines for things like comm., video, security, etc., and integrated I/O peripherals
- Some contain customizable hardware resources (FPGAs) for custom hardware processing engines



Qualcomm Snapdragon™



Xilinx Zynq MPSoC

Mobile Phone Block Diagram



USC Viterbi



USC Viterbi (1.13)

School of Engineering

Spiral Content Mapping

Spiral	Theory	Combinational Design	Sequential Design	System Level Design	Implementation and Tools	Project
1	 Performance metrics (latency vs. throughput) Boolean Algebra Canonical Representations 	 Decoders and muxes Synthesis with min/maxterms Synthesis with Karnaugh Maps 	 Edge-triggered flip-flops Registers (with enables) 	 Encoded State machine design 	 Structural Verilog HDL CMOS gate implementation Fabrication process 	
2	• Shannon's Theorem	 Synthesis with muxes & memory Adder and comparator design 	 Bistables, latches, and Flip- flops Counters Memories 	 One-hot state machine design Control and datapath decomposition 	 MOS Theory Capacitance, delay and sizing Memory constructs 	
3				 HW/SW partitioning Bus interfacing Single-cycle CPU 	 Power and other logic families EDA design process 	



USCViterb

School of En

REVIEW

USC Viterbi (1.15)

Analog to Digital Conversion

- 1 Analog signal can be converted to a *set* of digital signals (0's and 1's)
- 3 Step Process
 - Sample
 - Quantize (Measure)
 - Digitize





- Sampling converts continuous time scale to a discrete (finite) set of voltage samples
- Quantization converts continuous voltage scale to a discrete (finite) set of numbers
- Each number is then output as bits









MIPS Instruction Set

- 32-bit data and address ٠
 - Memory supports Byte, Halfword (2-bytes), and Word (4-bytes) access
- 32 General Purpose Registers (\$0-\$31)
 - \$0 = Constant value of 0
- Fixed Size Instructions of 32-bits (4 bytes)
 - Three formats (ways to partition and interpret those 32-bits)
 - R-Type (Register Type) [ex. ADD \$5, \$10, \$20]
 - I-Type (Immediate Type) [ex. LW \$5, 0x230(\$6)]
 - J-Type (Jump Type) [ex. J Addr.]

USCViterbi **MIPS** Data Sizes

Integer

- 3 Sizes Defined
 - Byte (B)
 - 8-bits
 - Halfword (H)
 - 16-bits = 2 bytes
 - Word (W)
 - 32-bits = 4 bytes

Floating Point

- 3 Sizes Defined
 - Single (S)
 - 32-bits = 4 bytes
 - Double (D)
 - 64-bits = 8 bytes
 - (For a 32-bit data bus, a double would be accessed from memory in 2 reads)

USCViterbi

1.26

School of Engine

USCViterbi 1.27 School of Engine

USCViterbi

School of Engineerir

(1.25)

MIPS GPR's

Assembler Name	Reg. Number	Description
\$zero	\$0	Constant 0 value
\$at	\$1	Assembler temporary
\$v0-\$v1	\$2-\$3	Procedure return values or expression evaluation
\$a0-\$a3	\$4-\$7	Arguments/parameters
\$t0-\$t7	\$8-\$15	Temporaries
\$s0-\$s7	\$16-\$23	Saved Temporaries
\$t8-\$t9	\$24-\$25	Temporaries
\$k0-\$k1	\$26-\$27	Reserved for OS kernel
\$gp	\$28	Global Pointer (Global and static variables/data)
\$sp	\$29	Stack Pointer
\$fp	\$30	Frame Pointer
\$ra	\$31	Return address for current procedure

MIPS Programmer-Visible Registers

- General Purpose Registers (GPR's) Hold data operands or addresses (pointers) to data stored in memory
- ٠ Special Purpose Registers
 - PC: Program Counter (32-bits) Holds the address of the next instruction to be fetched from
 - memory & executed
 - HI: Hi-Half Reg. (32-bits)
 - For MUL, holds 32 MSB's of result. For DIV. holds 32-bit remainder
 - LO: Lo-Half Reg. (32-bits)
 - · For MUL, holds 32 LSB's of result. For DIV. holds 32-bit quotient
- Memory
 - Stores instructions and data



Instruction Format

• 32-bit Fixed Size Instructions

• R-Type		6-bits	5-bits	5-bits	5-bits	5-bits	6-bits
 – 3 register 	R-Type	opcode	rs (src1)	rt (src2)	rd (dest)	shamt	function
operands	add \$5,\$7,\$8	000000	00111	01000	00101	00000	100000
 I-Type 		6-bits	5-bits	5-bits		16-bits	
- 2 register +	I-Type	opcode	rs (src1)	rt (src/dst)	immedia	te
16-bit const.	lw \$18, -4(\$3)	100011	00011	10010	1111	1111 111	1 1100
 I-Type 		6-bits			26-bits		
	J-Type	opcode		J	ump addre	ess	
 26-bit jump address 	j 0x0400018	000010	00	000 0100 0	0000 0000	0000 000	11 10

USCViter

R-Type Instructions

• Format

 6-bits
 5-bits
 5-bits
 5-bits
 6-bits

 opcode
 rs (src1)
 rt (src2)
 rd (dest)
 shamt
 function

- rs, rt, rd are 5-bit fields for register numbers
- shamt = shift amount and is used for shift instructions indicating # of places to shift bits
- opcode and func identify actual operation
- Example:
 - ADD \$5, \$24, \$17

opcode	rs	rt	rd	shamt	func
000000	11000	10001	00101	00000	100000
Arith. Inst.	\$24	\$17	\$5	unused	ADD

USC Viterbi (1.31)

USC Viterbi (1.29)

School of Engir

R-Type Arithmetic/Logic Instructions

C operator	Assembly	Notes
+	ADD Rd, Rs, Rt	
-	SUB Rd, Rs, Rt	Order: R[s] – R[t]. SUBU for unsigned
*	MULT Rs, Rt MULTU Rs, Rt	Result in HI/LO. Use mfhi and mflo instruction to move results
*	MUL Rd, Rs, Rt	If multiply won't overflow 32-bit result
/	DIV Rs, Rt DIVU Rs, Rt	R[s] / R[t]. Remainder in HI, quotient in LO
&	AND Rd, Rs, Rt	
	OR Rd, Rs, Rt	
٨	XOR Rd, Rs, Rt	
~()	NOR Rd, Rs, Rt	Can be used for bitwise-NOT (~)
<<	SLL Rd, Rs, shamt SLLV Rd, Rs, Rt	Shifts R[s] left by shamt (shift amount) or R[t] bits
>> (signed) SRA Rd, Rs, shamt SRAV Rd, Rs, Rt		Shifts R[s] right by shamt or R[t] bits replicating sign bit to maintain sign
>> (unsigned)	SRL Rd, Rs, shamt SRLV Rd, Rs, Rt	Shifts R[s] left by shamt or R[t] bits shifting in 0's
<, >, <=, >=	SLT Rd, Rs, Rt SLTU Rd, Rs, Rt	Order: R[s] – R[t]. Sets R[d]=1 if R[s] < R[t], 0 otherwise

I-Type Instructions

• Format

°C	rt	- aro 5.	bit fi	olds fo	r register numb
		opcode	rs (src1)	rt (src/dst)	immediate
		6-bits	5-bits	5-bits	16-bits

- rs, rt are 5-bit fields for register numbers
- immediate is a 16-bit constant
- opcode identifies actual operation
- Example:
 - ADDI \$5, \$24, 1 - LW \$5, -8(\$3)

opcode	rs	rt	immediate
001000	11000	00101	0000 0000 0000 0001
ADDI	\$24	\$5	1
010011	00011	00101	1111 1111 1111 1000
LW	\$3	\$5	-8



U**SC**Viterbi **Two-Operand Compare & Branches Jump Instructions** Two-operand comparison is accomplished Jumps provide method of 6-bits 26-bits using the SLT/SLTI instruction branching beyond range of opcode Jump address Sample Jump instruction 16-bit displacement - Syntax: SLT Rd,Rs,Rt or SLT Rd,Rs,imm • Syntax: J label/address • If Rs < Rt then Rd = 1, else Rd = 0 Old PC - Operation: PC = address PC before execution of Jump Use appropriate BNE/BEQ instruction to infer Address is appended with relationship two 0's just like branch 4-bits 26-bits 2-bits displacement yielding a 28-Old PC 00 Jump address SLT BNE/BEQ Branch if... [31:28] bit address with upper 4-bits \$2 < \$3 SLT \$1,\$2,\$3 BNE \$1,\$0,label New PC after execution of Jump of PC unaffected \$2 ≤ \$3 SLT \$1,\$3,\$2 BEQ \$1,\$0,label New instruction format: \$2 > \$3 SLT \$1,\$3,\$2 BNE \$1,\$0,label J-Type \$2≥\$3 SLT \$1,\$2,\$3 BEQ \$1,\$0,label **Jump Register** Instruction Ordering Identify which components each instruction type would use • 'jr' instruction can be used if a full 32-bit jump and in what order: ALU-Type, LW, SW, BEQ is needed or variable jump address is needed • Syntax: JR rs E Res. General PC Addr. Data Addr. Data Purpose - Operation: PC = R[s] Registers I-Cache / I-MEM D-Cache / D-MEM - R-Type machine code format ALU-Type SW BEQ LW (SW \$5,40(\$7)) (ADD \$5,\$6,\$7) (LW \$5,40(\$7)) (BEQ \$2,\$3,disp) • Usage: Can load rs with an immediate address - Can calculate rs for a variable jump (class member functions, switch statements, etc.)





