


1.

a)

Let there are 2 states S_0 and S_1 . State S_0 correspond to state when the elevator is in ground and S_1 correspond to state when elevator is in first floor



b)

There are only 2 states. So One flipflop would be enough achieve the given task. Let's denote State $S_0=0$ and State $S_1=1$ where S_0 correspond to state when the elevator is in ground and S_1 correspond to state when elevator is in first floor. Also denoting Up=1 and Down=0 as values



Present State(Q)	Present Input(Value)	Next State(Q*)	Output Green(G)	Output Red(R)
0	0	0	0	1
0	1	1	0	1
1	0	0	1	0
1	1	1	1	0

c)

$Q^* = \text{Value}$



$G = Q$ and $R = Q'$

(d)



2.


Mobility ratio=3, Also given that reference Inverter PDN(Pull down Network) has width of $2W$ and PUN(Pull up network) has width of $6W$. It's clear that $6W/2W$ is also 3. This inverter is called 2X inverter. 1X inverter with $3W/1W$ also has mobility ratio of 3. We have doubled widths of all the transistors to get 2X inverter with same mobility ratio. Similarly for a given compound gate, we may do the sizing for 3/1 minimum then later choose to double it since reference inverter is 2X. Note that we may achieve the same by directly taking $6W/2W$ also. Therefore doubling (or multiplying by any X) the width of all the transistors will not change the mobility ratio.




3.

This can be solved in 2 ways. By taking a double complement and then implementing as Pseudo nmos or by implementing it in stages.

3.



4.




(b) To do the design using NMOS pass transistors only, we would remove all the PMOS transistors. Since all the transistors have the same size of W , then we would save half of the area:

TG-based area: $6 \cdot 2 \cdot W$

Pass-transistor-based: $6 \cdot W$

5.



NMOS

$$V_{GS} = 0.45 > 0.35 \Rightarrow \text{ON}$$


$$V_{DS} = \text{High} - 0 > 0.45 - 0.35 \Rightarrow \text{Sat.}$$

PMOS

$$V_{GS} = 0.45 - 1.2 = -0.75 < V_{tp} = -0.35 \Rightarrow \text{ON}$$

$$V_{DS} = \text{High} - 1.2 > -0.75 - V_{tp} = -0.75 + 0.35 = -0.4$$


\Rightarrow Lin.




$$\frac{1}{2} \frac{K_n'}{L_n} W (V_{GS} - V_{tn})^2 = \frac{1}{2} \frac{K_p'}{L_p} \frac{4W}{L_p} (2(V_{GS} - V_{tp}) V_{DS} - V_{DS}^2)$$

$$\frac{K_n'}{L_n} (0.45 - 0.35)^2 = \frac{4K_p'}{L_p} (-0.8 \times V_{DS} - V_{DS}^2)$$

6.



b) In the worst case only path is ON. However the way we have sized each path is to match the current drive of a reference Inverter, i.e., for each path the equivalent resistance is the same as the resistance of the reference Inverter:



Note: Please verify the above claim regarding the resistance of each path. As an example for the path involving E, D', C, and G in the PUN, the equivalent resistance is: $R/6 + R/6 + R/6 + R/2 = R$. Another example: For the PDN path involving A', B, E, and F the equivalent resistance is: $R/3 + R/3 + R/6 + R/6 = R$

In the worst case the delay of our compound CMOS gate is $0.69RC = 0.69 * 1\text{K}\Omega * 110\text{fF} \approx 0.7 * 110 * 10^{-12}\text{sec} = 77\text{psec}$

c) Time constant is $RC = 1\text{K}\Omega * 110\text{fF} = 110 * 10^{-12}\text{sec} = 110\text{psec}$

d) Transition time is $2.2RC = 232\text{psec}$

e) The main task is to figure out the equivalent resistance for the best case scenarios.

For rising: The equivalent resistance is $R_{\text{equiv-rising-bestcase}} = \frac{5}{32}R = \frac{5}{32} * 10\text{K}\Omega$

For falling $R_{\text{equiv-falling-bestcase}} = \frac{7}{16}R = \frac{7}{16} * 10\text{K}\Omega$

Therefore in case of best case rising, the propagation delay, time constant and transition times are:

$$\text{Propagation delay} = 0.69 * R_{\text{equiv-rising-bestcase}} * 110\text{fF}$$

$$\text{Time constant} = R_{\text{equiv-rising-bestcase}} * 110\text{fF}$$

$$\text{Transition time} = 2.2 * R_{\text{equiv-rising-bestcase}} * 110\text{fF}$$

For best case falling:

$$\text{Propagation delay} = 0.69 * R_{\text{equiv-falling-bestcase}} * 110\text{fF}$$

$$\text{Time constant} = R_{\text{equiv-falling-bestcase}} * 110\text{fF}$$

$$\text{Transition time} = 2.2 * R_{\text{equiv-falling-bestcase}} * 110\text{fF}$$

7.

- a. It's $V_{DD} - V_t = 0.7\text{v}$
- b. This is because the shortest channel means the highest possible current. This basically means utilizing the transistor up to its maximum current drive for the given width. We can then be used to increase the current even further, by widening the transistor, or lowering the current, by narrowing the transistor.
- c. NOR: PUN has only one case, the worst case, cause the two transistors in series have to be ON to provide a pull-up current. However for the PDN, the best case is going to be twice as strong as the worst case, also twice as strong as the reference inverter, because both NMOS transistors are ON.
NAND: PDN has only one case, the worst case, cause the two transistors in series have to be ON to provide a pull-down current. However for the PUN, the best case is going to be twice as strong as the worst case, also twice as strong as the reference inverter, because both PMOS transistors are ON.
- d. Looking at the transistor current equations and conditions, there are two ways: Either keeping the transistor in cutoff region (OFF) which means V_{GS} should be less than V_t of the transistor for an NMOS and higher than V_t for a PMOS. Another option is to keep the transistors in the linear

region, but forcing V_{ds} to be zero. E.g. for an NMOS that means V_{GS} higher than V_{tn} but V_{DS} less than $V_{GS} - V_{tn}$. This for a PMOS means V_{GS} should be less than V_{tp} and V_{DS} higher than $V_{GS} - V_{tp}$

- e. Designing F in transistor level is time consuming, because we need to carefully size the transistor to get the optimal delay, noise margin, etc. However the benefit is that we could get the best design possible. Designing F in gate level needs an inverter, and AND gate and an OR. The benefit is that the design process is fast, because we could pick up the gates from the library and no transistor sizing is required. The downside is that the design may not be as efficient, in terms of area, speed, power consumption and noise robustness.