

EE 209 Homework 2

Name: Solutions


Due:

Score: _____

Show work to get full credit. Remember, use on only one side of the paper and staple them together. Only use a calculator to CHECK your work, not to DO your work.

1. When the circuit below was fabricated on a chip, a problem occurred. One of the first level OR gates continually outputs a '1' (a.k.a. a "stuck-at-1" fault) no matter what the inputs are.

- a. Propose and list a minimal number of input combinations that could be used to determine which gate had the fault (i.e. a,b,c = 1,1,0 and a,b,c = 1,1,1)? Describe what how you could use these values to determine the gate with the error?
- b. If instead one of the OR gates was stuck at '0' would any set of input combinations be able to determine which gate had the error? Explain?



- a.) If one of the OR gates is stuck at 1 we can figure out which one it is by plugging in combinations that should make one of the OR gates output '0' (while the other OR gates output 1) which should in turn force the AND gate to output 0. However, since an OR gate is stuck at '1' then whatever input combination doesn't force H=0 should identify the faulty gate.

Combination to make the top gate output '0': a,b,c = 0,1,1

Combination to make the middle gate output '0': a,b,c = 1,0,1

Combination to make the bottom gate output '0': a,b,c = 0,1,0



Whichever combination doesn't force H=0 identifies the faulty gate.

If an OR gate was stuck at '0', the AND gate would continuously be forced to output 0 (look at T2'). Thus, that stuck at '0' would mask any input combinations we tried to put into the other gates. Thus no combination can help us identify the stuck at fault.

$$\begin{aligned}
 2.a \quad G &= \Sigma_{ABCD}(2,3,6,13,15) \\
 &= A'B'CD' + A'B'CD + A'BCD' + ABC'D + ABCD \\
 &= \Pi_{ABCD}(0,1,4,5,7,8,9,10,11,12,14) \\
 &= (A + B + C + D) \cdot (A + B + C + D') \cdot (A + B' + C + D) \\
 &\quad \cdot (A + B' + C + D') \cdot (A + B' + C' + D') \cdot (A' + B + C + D) \\
 &\quad \cdot (A' + B + C + D') \cdot (A' + B + C' + D) \cdot (A' + B + C' + D') \\
 &\quad \cdot (A' + B' + C + D) \cdot (A' + B' + C' + D)
 \end{aligned}$$

3. $F = \sum_{A[3:0]}(0,3,6,9,12,15) =$
 $A^3A^2A^1A^0 + A^3A^2A^1A^0 + A^3A^2A^1A^0 + A^3A^2A^1A^0 + A^3A^2A^1A^0 + A^3A^2A^1A^0$

4.



5.a

AB		C			
		00	01	11	10
C	0	1	1		1
	1	1	0	1	0

SOP = $B'C' + A'C' + ABC$

AB		C			
		00	01	11	10
C	0			0	
	1	0	0		0

POS = $(B+C')(A+C')(A'+B'+C)$

5.b

		WX			
		00	01	11	10
YZ	00	0 1	4 1	12	8
	01	1 1	5 1	13 1	9 1
	11	3	7	15	11
	10	2	6 1	14	10 1

$$\text{SOP} = \bar{Y}Z + \bar{W}\bar{Y} + \bar{W}X\bar{Z} + W\bar{X}Y\bar{Z}$$

		WX			
		00	01	11	10
YZ	00	0	4	12 0	8 0
	01	1	5	13	9
	11	3 0	7 0	15 0	11 0
	10	2 0	6	14 0	10

$$\text{POS} = (\bar{Y} + \bar{Z})(W + X + \bar{Y})(\bar{W} + \bar{X} + \bar{Y})(\bar{W} + Y + Z)$$

5.c

		wx			
		00	01	11	10
yz	00	0 1	4 1	12 1	8 1
	01	1	5	13	9 1
	11	3 1	7	15 1	11
	10	2 1	6 1	14 1	10 1


$$\text{SOP} = \bar{z} + \bar{w}\bar{x}y + wxy + w\bar{x}\bar{y}$$

		wx			
		00	01	11	10
yz	00	0	4	12	8
	01	1 0	5 0	13 0	9
	11	3	7 0	15	11 0
	10	2	6	14	10

$$\text{POS} = (W + Y + \bar{Z})(\bar{X} + Y + \bar{Z})(W + \bar{X} + \bar{Z})(\bar{W} + X + \bar{Y} + \bar{Z})$$


6.a (a) $SOP = \overline{A}B + \overline{B}C + BC$ shown, but alternately: $B'C' + A'C' + BC$

- AND-OR implementation




6b.

- NOR-NOR implementation



6c.

- NAND-NAND implementation



7.b

(1) K-Map of bit Z_0 :

		A_2A_1			
		00	01	11	10
A_0	0	0	2	6	4 d
	1	1	3 1	7 1	5 1

$$Z_0 = A_0$$

(2) K-Map of bit Z_1 :

		A_2A_1			
		00	01	11	10
A_0	0	0 1	2	6	4 d
	1	1 1	3	7 1	5

$$Z_1 = \overline{A_2}\overline{A_1} + A_2A_1A_0$$

(3) K-Map of bit Z_2 :

		A_2A_1			
		00	01	11	10
A_0	0	0	2 1	6	4 d
	1	1	3 1	7 1	5

$$Z_2 = \overline{A_2}A_1 + A_1A_0$$

(4) K-Map of bit Z_3 :

		A_2A_1			
		00	01	11	10
A_0	0	0	2	6	4 d
	1	1	3	7 1	5

$$Z_3 = A_2A_1A_0$$

7.c

