

- Efficiently ______ the physical memory between several running programs/processes and provide ______ from accessing each others' information
- Secondary Idea = Use main memory (MM) as a "_____" for multiple programs' data as they run, using ______ as the home location (this is Virtual Memory)
 - Remove the need of the programmer to know how much memory is physically present and/or give the illusion of ______ physical memory than is present
- These ideas are often used interchangeably

- Isolation
- *Controlled sharing of code or data
- *Efficient I/O (memory-mapped files)
- *Dynamic allocation (Heap / Stack growth)
- *Process migration
- *Will be discussed in a subsequent unit or Operating Systems class





Physical Address Space (PAS)

- Physical memory is broken into page-size blocks called "_____"
- Multiple programs can be running and their pages can _____ the physical memory
- Physical memory acts as a _______ for pages with secondary storage acting as the backing store (next lower level in the hierarchy)
- A page can be:
 - yet...stack/heap)
 - Allocated and residing in secondary storage (______)
 - Allocated and residing in main memory (_____)



Paging

- Virtual address space is divided into equal size "pages" (often around 4KB)
- Physical memory is broken into page frames (which can hold any page of virtual memory and then be swapped for another page)
- Virtual address spaces can be ______
 while physical layout is not



Proc. 1 VAS Proc. 2 VAS



USCViterbi **USC**Viterbi Page Size and Address Translation Address Translation Issues We want to take advantage of all the physical memory so page placement Since pages are usually retrieved from disk, we size them to be fairly large ٠ should be fully associative (several KB) to amortize the large access time - For 1GB of physical memory, a 4KB page can be anywhere in the _____ page frames Virtual page number to physical page frame translation performed by HW We could potentially track the contents of physical memory using similar • unit = (Mem. Management Unit) techniques to cache is an in-memory data structure that the HW MMU will use TAG = VPN that is currently stored in the frame • to look up translations from VPN to PPFN This would be tags to check Instead, most systems implement full associativity using a look-up table = 31 12 11 PAGE TABLE Physical Memory Virtual Address Virtual Page Number Offset within page Processor Frame 0 0 Virtual Address 2¹⁸-1 12 VPN offset Translation Copied Page Frame # Lookup VPN 0x00040 Process Frame 2 to it lives in PPFN: 0x0021b Tag (VPN) 2¹⁸-1 (MMU + Page Table) Frame 1 2 V Tag (VPN) 118 31 30 29 12 11 V Tag (VPN) Μ 1 Phys. Page Frame 00 Physical Address Offset within page Tag (VPN) 0 Frame 0 Number USC Viterbi ^(9.19) Analogy for Page Tables **Page Tables** VA is broken into: - VPN (upper bits) + Page offset: Based on page size (i.e. 0 to 4K-1 for 4KB page) Suppose we want to build a caller-ID mechanism for your MMU uses VPN & to access the page table in memory and lookup physical contacts on your cell phone frame (i.e. like an array access where VPN is the index: PTBR[VPN]) Each entry is referred to as a (PTE) and holds the physical frame - Let us assume 1000 contacts represented by a 3-digit integer (0-999) in number & bookkeeping info the cell phone (this ID can be used to look up their names) Physical frame is combined with offset to form physical address - We want to use a simple array (or Look-Up Table (LUT)) to translate For 20-bit VPN, how big is the page table? (See below) phone numbers to contact ID's, how shall we organize/index our LUT Page Table in Main Memory Processor Other PTBR = Page Table Base Reg. LUT indexed w/ Sorted LUT indexed 3 LUT indexed w/ all 0xc0008000 Page Frame Number flags contact ID w/ used phone #'s possible phone #'s PTBR[0] PTE 000 213-745-9823 213-730-2198 436 000-000-0000 null PTBR[1] PTE 12 0 001 626-454-9985 213-745-9823 000 0x0021h Offset w/in page PTBR[2] Virtual Page Number VA 002 818-329-1980 323-823-7104 999 213-745-9823 000 20 990 323-823-7104 818-329-1980 002 999-999-9999 null Work O()-Work Work O()-18 Page Table Size We are given phone # and Easy to index & find but Since its in sorted order we entries * 12 11 bits need to translate to ID could use a binary search 00 = approx. bytes = Phys. Frame # Offset w/in page PA accesses) accesses) access)

USC Viterbi (9.21) **USC**Viterbi Page Table Example Page Table Exercise v Entry • Suppose a system with 8-bit VAs, 10-bit Suppose a system with 8-bit VAs, 10-bit PAs, and 32-byte pages. ٠ 0 0 0x0E PAs, and 32-byte pages. Phys Mem PFN VPN P1-VAS 1 • Fill in the table below showing the 1 0x1E VPN Offset 0x000 0x00 0 VP 3 0 corresponding physical or virtual address 2 1 0x16 0x01F 0x1F 0x020 based on the other. If no translation can 0x20 1 Page 1 v Entry 3 1 0x06 Table 0x03F 0x3E be made, indicate "INVALID" 0x040 0x40 0 0x1a 0 2 VP 1 2 0 4 0 0x0B 1 1 0x02 0x05F 0x5F PFN Offset 4 0 3 3 2 1 0x18 5 1 0x1F VPN Offset VA 3 1 0x00 VA PA 4 0 0 0x10 6 4 0x15 0x2D = 0010 1101 Page 1 0x1F 5 5 Table 7 0 0x0DA=0011011010 0x0A 6 0 0x15 PT for P1 6 0 0x0A 0 $0 \times EF = 1110 1111$ Page Table (OS Owns) PA PFN Offset PA 0x3E0 0xE0 0xA8 = 1010 1000 VP 5 7 Page Table 31 0x3FF 0xFF **USC**Viterbi USC Viterbi ^{(9.24} Paging Page Table Entries (PTEs) Each process has ٠ virtual Memory Usually fits within a 32-bit (4-byte) or 64-bit (8-byte) value: ٠ address space and thus needs its own VPN Phys. Frame # R/W _ Valid bit (1 = desired page in memory /0 = page not present / page fault) R/W 0 0x3d000 ("Kernel") Modified/Dirty R/W 0xa1000 1 GDT • On context switch to new process, 0xb4000 R 2 _ Referenced = To implement 0xd0000 reload the PTBR using info in the GDT Process 2 Page Table Protection: PT1 - GDT = Global Descriptor Table (Intel x86 SS Phys. Frame # R/W For 32-bit VA, 1 GB phys. memory, and ٠ prescribed structure to hold info about Valid / Present 0x7e000 R/W 0xc4000-0 each program) R/W 4KB pages how many bits do we need for 0x6e000 Code 2.1 Modified / Dirty 1 CR3 = Control Register 3 0x08000 R the frame number? Referenced (x86 register to hold base Process 1 Page Table Paging Stack 2.1 – 1GB = phys. addr. bits; 4KB => offset bits address of page table) Cacheable PPFN: 0x6e000 Data 1.1 Thus we need bits for the frame number Protection PFN: 0x08 rax đ PTBR/CR3 0xc4000 PA: 0x6e040 Physical Memory Process 1 offs: 0x040 Stack 1.1 rsp 0x6e000 0x001 0x040 Page Frame Number rbx /A: 0x001040 offs: Oxeac Physical Code 1.2 rip VA: 0x002ea 0x002 0xead Data 2.1 Virtual Addrs VPN offset Code1.1 0x08000 PA: 0x08eac Translation Unit / MMU Physical Addr



USC Viterbi School of Engineering Analogy for Page Tables

- If we add a friend from area code 408 we would have to add a second and third level table for just this entry.
- If we had 1 friend from every area code and every 3-digit local prefix, would this scheme save us any storage? No!



I/O and un-Pointer to start of used 2nd Level Tabl 22 21 12 11 ٥ area Level Level Offset w/in page Index Index 2 102 frame When HW encounters a PTE whose page is not in physical memory, it will generate a page fault exception and the OS will take over and retrieve the page before resuming the program.

Page Faults

USC Viterbi (9.31

Page Fault Steps

- What happens when you reference a page that is not present?
- HW will...
 - Record the offending address and generate a page fault exception
- SW (the OS) will...
 - Pick an empty frame or _____
 - Writeback the evicted page if it has been _____
 - May block process while waiting and ______
 - Bring in the desired page and _____
 - May block process while waiting and ______
 - Restart the offending instruction
- Key Idea: Handler can bring in the page or do *anything appropriate* to handle the page fault
 - Allocate a new page, zero it out, retrieve from secondary storage, etc.

Page Replacement Policies

USC Viterbi

- Possible algorithms: LRU, FIFO, Random
- Since page misses are so costly (slow) we can afford to spend sometime keeping statistics to implement pseudo-LRU
- HW will implement simple mechanism that allows SW to implement a pseudo-LRU algorithm
 - HW will set the "_____" bit when a page is used
 - At certain intervals, SW will use these reference bits to keep statistics on which pages have been used in that interval and then ______ the reference bits
 - $-\,$ On replacement, these statistics can be used to find the pseudo-LRU page
- Other simpler replacement algorithms (e.g. variants of the clock algorithm) might also be used

USC Viterbi (9.33)

USCViter

Cache & VM Comparison

	Cache	Virtual Memory
Block Size	16-64B	4 KB – 64 MB
Mapping Schemes		
Miss handling and replacement		
Replacement Policy	Full LRU if low associativity / Random is also used	Pseudo-LRU can be implemented

USC Viterbi

Inverted Page Tables

- Page tables may seem expensive in terms of memory overhead
 - Though they really aren't that big
- One option to consider is an "inverted" page table
 - One entry per physical frame
 - Hash the virtual address and whatever results is where that page must reside
- What about collisions?
 - Becomes hard to maintain in hardware, but can be used by secondary software structures



USC Viterbi School of Engineeri

Page Table Performance

- How many accesses to memory does it take to get the desired word that corresponds to the given virtual address?
- So for each needed memory access, we need _____ additional?
 That sounds BAD!
- Would that change for a 1- or 3- level table?
- M-level page table may require _____ memory accesses to find the translation...EXPENSIVE!!



Achieving faster translations...

TLB (TRANSLATION LOOKASIDE BUFFERS)





USC Viterbi (9.45)

Cache, VM, and Main Memory

TLB	VM	Cache	Possible Y/N & Description	
Hit	Hit	Hit		
Hit	Hit	Miss		
Miss	Hit	Hit		
Miss	Hit	Miss		
Miss	Miss	Miss		
Hit	Miss	Miss		
Hit	Miss	Hit		
Miss	Miss	Hit		
Taken from H & P, "Computer Organization" 3 rd , Ed.				
USC Viterbi Sebool of Engineering Core TM i7 Page Table & Entries Format				
• Specs: 48-bit VA, 52-bit PA, 4KB pages, 4-level Page Table				
CR3		L1 PT (Page Global Directory)	L2 PT L3 PT L3 PT L4 PT (Page Middle Directory)	

L1 dTLB (128 entry, 4-way) DDR3 Memory controller L2 Unified TLB I/O Bridge MMU (512 entry, 4-way) L1 iTLB CR3/ PDBR (64 entry, 4-way) QuickPath Interconnect Intel Core™ i7 Memory System **USC**Viter **Multiple Processes** On a process context switch can TLB keep its entries? • – Can TLB share mappings from multiple processes? • Recall each process has its _____ virtual address space, page table, and translations between processes Virtual addresses are How does TLB handle context switch Can choose to only hold translations for current process and thus ______ all entries on - Can hold translations for multiple processes concurrently by concatenating a to the VPN tag 31 12 11 0 VPN VA Offset Page Frame # ASID for Tag V M each process

x86 HW Cache/VM Support

Processor Package

Shared L3 Cache

(8MB, 16-way)

• Cache and TLB Configuration

L2 Unified \$

(256KB, 8-way)

L1 D\$ (32KB, 8-way)

L1 |\$ (32KB, 8-way)

Core x4

Registers

Instr. Fetch

9.46

USCViterbi

Main Memory

XD [Execute Disable], G (Global Page), D (Dirty Bit), A (Referenced Bit), CD (Caching Disabled), WT (Write-Thru/WriteBack), U/S (User or Supervisor (Kernel) Mode Permission, R/W (Read-only or Read-write), P (Present/Valid). If P=0, all G3 other bits may be used as the OS desires to store information about the page (i.e. disk location, etc.)

Physical Page Number (40-bits)

2 MB

range per PTE

12 11 9-8

4 KB

nge per PTE

Page Offset (12-bits)

1 GB

Physical Page number

ange per PTE

x86 Processor

L4 PTE

XD unused

62-52 51

Core

PTE

Format

512 GB

range per PTE

Shared Memory

- In current system, all memory is to each process
- To share memory between two processes, the OS can allocate an entry in each process' page table to point to the physical page
- Can use different protection bits for each page table entry (e.g. P1 can be R/W while P2 can be read only)



USCViterbi

Overlapping TLB access with Data/Instruction Cache access

Virtual vs. Physical Addressed Cache

IF TIME PERMITS

Cache Addressing with VM

Review of cache ٠

- Store copies of data indexed based on the address they came from in MM
- Simplified view: 2 steps to determine hit
 - Index: Hash portion of address to find "set" to look in
 - · Tag match: Compare remaining address to all entries in set to determine hit
- Sequential connection between indexing these two steps (index + tag match)
- ٠ Rather than waiting for address translation and then performing this two step hit process, can we overlap the translation and portions of the hit sequence?
 - Yes if we choose page size, block size, and set/direct mapping carefully



Address

USC Viterbi (9.51)

- Wait for full address translation
- Then use physical address for both indexing and tag comparison
- Virtually indexed, physically tagged (VIPT) •

Physically indexed, physically tagged (PIPT)

- Use portion of the virtual address for indexing then wait for address translation and use physical address for tag comparisons
- Easiest when index portion of virtual address w/in offset (page size) address bits, otherwise aliasing may occur
- Virtually indexed, virtually tagged (VIVT)
 - Use virtual address for both indexing and tagging...No TLB access unless cache miss
 - Requires invalidation of cache lines on context switch or use of process ID as part of tags



USCViterbi



