

CS356 Unit 4

Intro to
x86 Instruction Set

Why Learn Assembly

- To understand something of the limitation of the HW we are running on
- Helpful to understand performance
- To utilize certain HW options that high-level languages don't allow (e.g. operating systems, utilizing special HW features, etc.)
- To understand possible security vulnerabilities or exploits
- Can help debugging

Compilation Process

CS:APP 3.2.2

- Demo of assembler
 - \$ g++ -Og -c -S file1.cpp
- Demo of hexdump
 - \$ g++ -Og -c file1.cpp
 - \$ hexdump -C file1.o | more
- Demo of objdump/disassembler
 - \$ g++ -Og -c file1.cpp
 - \$ objdump -d file1.o

```
void abs(int x, int* res)
{
    if(x < 0)
        *res = -x;
    else
        *res = x;
}
```

Original Code

```
Disassembly of section .text:
0000000000000000 <_Z3absPi>:
0: 85 ff  test  %edi,%edi
2: 79 05  jns   9 <_Z3absPi+0x9>
4: f7 df  neg   %edi
6: 89 3e  mov   %edi,(%rsi)
8: c3     retq
9: 89 3e  mov   %edi,(%rsi)
b: c3     retq
```

Compiler Output
(Machine code & Assembly)
Notice how each instruction is
turned into binary (shown in hex)

Where Does It Live

- Match (1-Processor / 2-Memory / 3-Disk Drive) where each item resides:
 - Source Code (.c/.java) = ___
 - Running Program Code = ___
 - Global Variables = ___
 - Compiled Executable (Before It Executes) = ___
 - Current Instruction Being Executed = ___
 - Local Variables = ___



(1) Processor



(2) Memory




(3) Disk Drive

BASIC COMPUTER ORGANIZATION

Processor


- Performs the same 3-step process over and over again
 - **Fetch** an instruction from memory
 - **Decode** the instruction
 - Is it an ADD, SUB, etc.?
 - **Execute** the instruction
 - Perform the specified operation
- This process is known as the **Instruction Cycle**



Processor


CS:APP 1.4

- 3 Primary Components inside a processor
 - _____
 - _____
 - _____
- Connects to memory and I/O via **address, data, and control** buses (**bus** = group of wires)




Arithmetic and Logic Unit (ALU)

- Digital circuit that performs arithmetic operations like addition and subtraction along with logical operations (AND, OR, etc.)




Registers

- Recall memory is _____ compared to a processor
- Registers provide _____ storage locations within the processor




General Purpose Registers

- Registers available to software instructions for use by the _____
- Programmer/compiler is in charge of using these registers as inputs (source locations) and outputs (destination locations)




What if we didn't have registers?

- Example w/o registers: $F = (X+Y) - (X*Y)$
 - Requires an ADD instruction, MULTiply instruction, and SUBtract Instruction
 - w/o registers
 - ADD: Load X and Y from memory, store result to memory
 - MUL: Load X and Y again from mem., store result to memory
 - SUB: Load results from ADD and MUL and store result to memory
 - _____ memory accesses




What if we have registers?

- Example w/ registers: $F = (X+Y) - (X*Y)$
 - Load X and Y into registers
 - ADD: R0 + R1 and store result in R2
 - MUL: R0 * R1 and store result in R3
 - SUB: R2 - R3 and store result in R4
 - Store R4 back to memory
 - _____ total memory access




Other Registers

- Some bookkeeping information is needed to make the processor operate correctly
- Example: _____ (PC/IP) Reg.
 - Recall that the processor must fetch instructions from memory before decoding and executing them
 - PC/IP register holds the address of the _____ instruction to fetch




Fetching an Instruction

- To fetch an instruction
 - PC/IP contains the address of the instruction
 - The value in the PC/IP is placed on the address bus and the memory is told to read
 - The PC/IP is _____, and the process is repeated for the next instruction




Fetching an Instruction

- To fetch an instruction
 - PC/IP contains the address of the instruction
 - The value in the PC/IP is placed on the address bus and the memory is told to read
 - The PC/IP is incremented, and the process is repeated for the next instruction




Control Circuitry

- Control circuitry is used to _____ the instruction and then generate the necessary signals to complete its execution
- Controls the ALU
- _____ registers to be used as source and destination locations



Control Circuitry

- Assume 0x0201 is machine code for an ADD instruction of R2 = R0 + R1
- Control Logic will...
 - select the registers (R0 and R1)
 - tell the ALU to add
 - select the destination register (R2)




Summary

- Registers are used for fast, temporary storage in the processor
 - Data (usually) must be moved into registers
- The PC or IP register stores the address of the next instruction to be executed
 - Maintains the current execution location in the program

UNDERSTANDING MEMORY


Memory and Addresses

- Set of cells that each store a group of bits
 - Usually, 1 byte (8 bits) per cell
- Unique _____ (number) assigned to each cell
 - Used to reference the value in that location
- _____ and _____ are both stored in memory and are always represented as a string of 1's and 0's




Reads & Writes

- Memories perform 2 operations
 - **Read**: retrieves data value in a particular location (specified using the address)
 - **Write**: changes data in a location to a new value
- To perform these operations a set of **address**, **data**, and **control** wires are used to talk to the memory
 - Note: A group of wires/signals is referred to as a **'bus'**
 - Thus, we say that memories have an **address**, **data**, and **control bus**.




Memory vs. I/O Access

- Processor performs **memory access** to communicate with memory and I/O devices
 - I/O devices have memory locations that contain data that the processor can access
 - All memory locations (be it RAM or I/O) have **addresses** which are used to identify them
 - **The assignment of memory addresses is known as the physical address space**



Address Space Size and View


- Most computers are **byte-addressable**
 - Each unique address corresponds to 1-byte of memory (so we can access char variables)
- Address width determines size of memory**
 - Every byte of data has a unique address
 - 32-bit addresses => **2³²** address space
 - 36-bit address bus => **2³⁶** address space



Data Bus & Data Sizes

- Moore's Law meant we could build systems with more transistors
- More transistors meant greater bit-widths
 - Just like more physical space allows for wider roads/freeways, more transistors allowed us to move to 16-, 32- and 64-bit circuitry inside the processor
- To support smaller variable sizes (**char** = 1-byte) we still need to access only 1-byte of memory per access, but to support **int** and **long ints** we want to access 4- or 8-byte chunks of memory per access
- Thus the data bus (highway connecting the processor and memory) has been getting wider (i.e. 64-bits)
 - The processor can use 8-, 16-, 32- or all 64-bits of the bus (lanes of the highway) in a single access based on the size of data that is needed

Processor	Data Bus Width
Intel 8088	8-bit
Intel 8086	16-bit
Intel 80386	32-bit
Intel Pentium	64-bit



Intel Architectures

Processor	Year	Address Size	Data Size
8086	1978	20	16
80286	1982	24	16
80386/486	'85/'89	32	32
Pentium	1993	32	32
Pentium 4	2000	32	32
Core 2 Duo	2006	36	64
Core i7 (Haswell)	2013	39	64

x86-64 Data Sizes

CS:APP 3.3

Integer

- 4 Sizes Defined

- 8-bits
- 16-bits = 2 bytes
- 32-bits = 4 bytes
- 64-bits = 8 bytes

Floating Point

- 3 Sizes Defined




- Single (S)
 - 32-bits = 4 bytes
- Double (D)
 - 64-bits = 8 bytes
 - (For a 32-bit data bus, a double would be accessed from memory in 2 reads)

In x86-64, instructions generally specify what size data to access from memory and then operate upon.

x86-64 Memory Organization

- Because each byte of memory has its own address we can picture memory as one column of bytes (Fig. 2)
- But, 64-bit logical data bus allows us to access up to 8-bytes of data at a time
- We will usually show memory arranged in rows of _____ (Fig. 3) or 8-bytes
 - Still with separate _____ for each byte



Recall variables live in memory & need to be loaded into the processor to be used
 int x,y=5;z=8;
 x = y+z;



Memory & Word Size

CS:APP 3.9.3


- To refer to a chunk of memory we must provide:
 - The starting address
 - The size: **B, W, D, L**
- There are rules for valid starting addresses
 - A valid starting address must be a multiple of the data size
 - Words (2-byte chunks) must start on an _____ (divisible by _____) address
 - Double words (4-byte chunks) must start on an address that is a _____ (divisible by 4)
 - Quad words (8-byte chunks) must start on an address that is a multiple of (divisible by) 8



Endian-ness


CS:APP 2.1.3

- **Endian-ness** refers to the two alternate methods of _____ in a larger unit (word, DWORD, etc.)
 - _____-Endian
 - PPC, Sparc
 - _____ byte is put at the starting address
 - _____-Endian
 - used by Intel processors / original PCI bus
 - _____ byte is put at the starting address
- Some processors (like ARM) and buses can be configured for either big- or little-endian




Big-endian vs. Little-endian

- **Big-endian**
 - makes sense if you view your memory as starting at the _____ and addresses increasing as you go down
- **Little-endian**
 - makes sense if you view your memory as starting at the _____ and addresses increasing as you go up



Big-endian vs. Little-endian

- Issues arise when _____ data between different systems
 - _____ copy of data from big-endian system to little-endian system
 - Major issue in networks (little-endian computer => big-endian computer) and even within a single computer (System memory => I/O device)




Summary

- The processor communicates with all other components in the processor via reads/writes using unique addresses for each component
- Memory can be accessed in different size chunks (byte, word, dword, quad word)
- Alignment rules: data of size n should start on an address that is a multiple of size n
 - dword should start on multiples of 4
 - Size 8 should start on an address that is a multiple of 8
- x86 uses little-endian
 - The start address of a word (or dword or qword) refers to the LS-byte

Intel (IA-32/64) Architectures

CS:APP 3.4




DATA TRANSFER INSTRUCTIONS

mov Instruction & Data Size


CS:APP 3.4.2

- Moves data between memory and processor register
- Always provide the **LS-Byte address (little-endian)** of the desired data
- Size is explicitly defined by the instruction `mov[_____]('mov[_____]')` used
- Recall: Start address **should** be divisible by size of access
(Assume start address = A)



Mem/Register Transfer Examples

- `mov[b,w,l,q] src, dst`
- Initial Conditions:
 - `movl 0x204, %eax`
 - `movw 0x202, %ax`
 - `movb 0x207, %al`
 - `movq 0x200, %rax`



Treat these instructions as a sequence where one affects the next.

Immediate Examples

• Immediate Examples

	Memory / RAM	Processor Register	
	7654 3210	ffff ffff 1234 5678	rax
	fedc ba98		rax
- movl \$0xfe1234, %eax			rax
- movw \$0xaa55, %ax			rax
- movb \$20, %al			rax
- movq \$-1, %rax			rax
- movabsq \$0x123456789ab, %rax			rax
- movq \$-1, 0x4e0			0x004e8
			0x004e0

Rules:

- Immediates must be source operand
- Indicate with '\$' and can be specified in decimal (default) or hex (start with 0x)
- movq can only support a 32-bit immediate (and will then sign-extend that value to fill the upper 32-bits)
- Use movabsq for a full 64-bit immediate value

Move Variations

- There are several variations when the destination of a mov instruction is a register
 - This only applies when the _____ is a register
- Normal mov **does** _____ upper portions of registers (with exception of movl)
- **movzxy** will _____ the upper portion
 - movz**bw** (move a **byte** from the source but zero-extend it to a **word** in the dest. register)
 - movz**bw**, movz**bl**, movz**bq**, movz**wl**, movz**wq**
- **movsxy** will _____ the upper portion
 - movs**bw** (move a **byte** from the source but sign-extend it to a **word** in the dest. register)
 - movs**bl**, movs**bl**, movs**bq**, movs**wl**, movs**wq**, movs**lq**

Zero/Signed Move Variations

• Initial Conditions:

	Memory / RAM	Processor Register	
	7654 3210	0123 4567 89ab cdef	rdx
	fedc ba98		rax
- movslq 0x200, %rax			rax
- movzwl 0x202, %eax			rax
- movsbw 0x201, %ax			rax
- movsbl 0x206, %eax			rax
- movzbq %dl, %rax			rax

Treat these instructions as a sequence where one affects the next.

Why So Many Oddities & Variations


- The x86 instruction set has been around for nearly 40 years and each new processor has had to maintain backward compatibility (support the old instruction set) while adding new functionality
- If you wore one clothing article from each decade you'd look funny too and have a lot of oddities



70s



80s



90s


Summary

- To access different size portions of a register requires different names in x86 (e.g. AL, AX, EAX, RAX)
- Moving to a register may involve zero- or sign-extending since registers are 64-bits
 - Long (dword) operations always 0-extend the upper 32-bits
- Moving to memory never involves zero- or sign-extending since it memory is broken into finer granularities

ADDRESSING MODES

What Are Addressing Modes

- Recall an operand must be:
 - A value (e.g. %rax)
 - A value in a location
 - An
- To access a memory location we must supply an
 - However, there can be many ways to compute an address, each useful in particular contexts [e.g. accessing an array element, a[i] vs. object member, obj.member]
- The ways to specify the operand location are known as



Common x86-64 Addressing Modes

CS:APP 3.4.1

Name	Form	Example	Description
Immediate	\$imm	movl \$-500,%rax	R[rax] = imm.
Register	r _a	movl %rdx,%rax	R[rax] = R[rdx]
Direct Addressing	imm	movl 2000,%rax	R[rax] = M[2000]
Indirect Addressing	(r _a)	movl (%rdx),%rax	R[rax] = M[R[r _a]]
Base w/ Displacement	imm(r _b)	movl 40(%rdx),%rax	R[rax] = M[R[r _b]+40]
Scaled Index	(r _b , r _i , s†)	movl (%rdx,%rcx,4),%rax	R[rax] = M[R[r _b]+R[r _i]*s]
Scaled Index w/ Displacement	imm(r _b , r _i , s†)	movl 80(%rdx,%rcx,2),%rax	R[rax] = M[80 + R[r _b]+R[r _i]*s]


†Known as the scale factor and can be {1,2,4, or 8}

Imm = Constant, R[x] = Content of register x, M[addr] = Content of memory @ addr.

Purple values = effective address (EA) = Actual address used to get the operand


Register Mode

- Specifies the contents of a register as the operand




Immediate Mode

- Specifies the a constant stored in the instruction as the operand
- Immediate is indicated with '\$' and can be specified in hex or decimal




Direct Addressing Mode

- Specifies a constant memory address where the true operand is located
- Address can be specified in decimal or hex




Indirect Addressing Mode

- Specifies a register whose value will be used as the effective address in memory where the true operand is located
 - Similar to dereferencing a pointer
- Parentheses indicate indirect addressing mode




Base/Indirect with Displacement Addressing Mode

- Form: d(%reg)
- Adds a constant displacement to the value in a register and uses the sum as the effective address of the actual operand in memory




Base/Indirect with Displacement Example

- Useful for access members of a struct or object




Scaled Index Addressing Mode

- Form: (%reg1,%reg2,s) [s = 1, 2, 4, or 8]
- Uses the result of %reg1 + %reg2*s as the effective address of the actual operand in memory




Scaled Index Addressing Mode Example

- Useful for accessing array elements



Scaled Index w/ Displacement Addressing Mode

- Form: $d(\%reg1, \%reg2, s)$ [$s = 1, 2, 4, \text{ or } 8$]
- Uses the result of $d + \%reg1 + \%reg2 * s$ as the effective address of the actual operand in memory



Addressing Mode Exercises

Processor Registers	
0000 0000 0000 0200	rbx
0000 0000 0000 0003	rcx

Memory / RAM	
cdef 89ab	0x00204
7654 3210	0x00200
f00d face	0x001fc
dead beef	0x001f8

- `movq (%rbx), %rax` rax
- `movl -4(%rbx), %eax` rax
- `movb (%rbx,%rcx), %al` rax
- `movw (%rbx,%rcx,2), %ax` rax
- `movsbl -16(%rbx,%rcx,4), %eax` rax
- `movw %cx, 0xe0(%rbx,%rcx,2)` 0x002e8
 0x002e4

Addressing Mode Examples

		%eax	%ecx	%edx
1	<code>movl \$7000,%eax</code>			
2	<code>movl \$2,%ecx</code>			
3	<code>movb (%eax),%d1</code>			
4	<code>movb %d1,9(%eax)</code>			
5	<code>movw (%eax,%ecx),%dx</code>			
6	<code>movw %dx,6(%eax,%ecx,2)</code>			

Main Memory

1A 1B 1D 00	7008
00 00 00 00	7004
1A 1B 1C 1D	7000

Instruction Limits on Addressing Modes

- To make the HW faster and simpler, there are _____ on the combination of addressing modes
 - Aids overlapping the execution of multiple instructions
- Primary restriction is _____ operands cannot be memory locations
 - `movl 2000, (%eax)` is not allowed since both source and destination are in memory
 - To move mem->mem use _____ move instructions with a register as the intermediate storage location
- Legal move combinations:
 - Imm -> Reg
 - Imm -> Mem
 - Reg -> Reg
 - Mem -> Reg
 - Reg -> Mem

Summary

- Addressing modes provide variations for how to specify the location of an operand
- EA = Effective Address
 - Computed address used to access memory

ARITHMETIC INSTRUCTIONS

ALU Instruction(s)


CS:APP 3.5

- Performs arithmetic/logic operation on the given size of data
- Restriction: Both operands _____ be memory
- Format
 - `add[b,w,l,q] src2, src1/dst` Work from right->left->right
 - Example 1: `addq %rbx, %rax` (`%rax += %rbx`)
 - Example 2: `subq %rbx, %rax` (`%rax -= %rbx`)

Arithmetic/Logic Operations

- Initial Conditions

- `addl $0x12300, %rax`
- `addq %rdx, %rax`
- `andw 0x200, %ax`
- `orb 0x203, %al`
- `subw $-14, %rax`
- `addl $0x12345, 0x204`



Rules:

- `addl, subl, etc.` zero out the upper 32-bits
- `addq, subq, etc.` can only support a 32-bit immediate (and will then sign-extend that value to fill the upper 32-bits)
- If a 64-bit immediate is needed, use `movabsq` to place the immediate in a register and then add two regs.

Arithmetic and Logic Instructions

C operator	Assembly	Notes
+	add[b,w,l,q] src1,src2/dst	src2/dst += src1
-	sub[b,w,l,q] src1,src2/dst	src2/dst -= src1
&	and[b,w,l,q] src1,src2/dst	src2/dst &= src1
	or[b,w,l,q] src1,src2/dst	src2/dst = src1
^	xor[b,w,l,q] src1,src2/dst	src2/dst ^= src1
~	not[b,w,l,q] src/dst	src/dst = ~src/dst
-	neg[b,w,l,q] src/dst	src/dst = (~src/dst) + 1
++	inc[b,w,l,q] src/dst	src/dst += 1
--	dec[b,w,l,q] src/dst	src/dst -= 1
* (signed)	imul[b,w,l,q] src1,src2/dst	src2/dst *= src1
<< (signed)	sar cnt, src/dst	src/dst = src/dst << cnt
<< (unsigned)	shl cnt, src/dst	src/dst = src/dst << cnt
>> (signed)	sar cnt, src/dst	src/dst = src/dst >> cnt
>> (unsigned)	shr cnt, src/dst	src/dst = src/dst >> cnt
==, <, >, <=, >=, != (src2 ? src1)	cmp[b,w,l,q] src1, src2 test[b,w,l,q] src1, src2	cmp performs: src2 - src1 test performs: src1 & src2

Lea Instruction

CS:APP 3.5.1

- Recall the exotic addressing modes supported by x86

Scaled Index w/ Displacement	imm(r _b ,r ₁ ,s)	movl 80(%rdx,%rcx,2),%rax	R[ra] = M[80 + R[r ₁] + R[r ₁]*s]
---------------------------------	--	---------------------------	---

- The hardware has to support the calculation of the _____ (i.e. ___ adds + ___ mul [by 2,4,or 8])
- Meanwhile normal add and mul instructions can only do ___ operation at a time
- Idea: Create an instruction that can use the address calculation hardware but for _____ ops
- lea = _____
 - lea 80(%rdx,%rcx,2),%rax; // %rax=_____
 - Computes the "address" and just puts it in the destination (doesn't load anything from memory)

Lea Examples


- Initial Conditions

Processor Registers	Value	Register
	0000 0000 0000 0020	rcx
	0000 0089 1234 4000	rdx
	ffff ffff ff00 0300	rbx
		rax
		rax
		rax

- leal (%rdx,%rcx),%rax
- leaq -8(%rbx),%rax
- leaq 12(%rdx,%rcx,2),%rax

Rules:
• leal zeroes out the upper 32-bits

Optimization with lea



x86 Convention: The return value of a function is expected in %eax / %rax

mov and add/sub Examples

Instruction	M[0x7000]	M[0x7004]	%rax
	5A13 F87C	2933 ABC0	0000 0000 0000 0000
movl \$0x26CE071B, 0x7000			
movsbw 0x7002,%ax			
movzwb 0x7004,%rax			
movw \$0xFE44,7006			
addl 0x7000,%eax			
subb %eax,0x7007			

Compiler Example 1

```
// data = %edi
// val = %esi
// i = %edx
int f1(int data[], int* val, int i)
{
    int sum = *val;
    sum += data[i];
    return sum;
}
```

Original Code

```
f1:

ret
```

Compiler Output

x86 Convention: The return value of a function is expected in %eax / %rax

Compiler Output 2

```
struct Data {
    char c;
    int d;
};

// ptr = %edi
// x = %esi
int f1(struct Data* ptr, int x)
{
    ptr->c++;
    ptr->d -= x;
}
```

Original Code

```
f1:

ret
```

Compiler Output

x86 Convention: The return value of a function is expected in %eax / %rax

Compiler output

ASSEMBLY TRANSLATION EXAMPLE

Translation to Assembly

- We will now see some C code and its assembly translation
- A few things to remember:
 - Data variables live in _____
 - Data must be brought into _____ before being processed
 - You often need an address/pointer in a register to load/store data to/from memory
- Generally, you will need 4 steps to translate C to assembly:
 - Setup a _____ in a register
 - _____ memory to a register (mov)
 - Process data (add, sub, and, or, shift, etc.)
 - _____ back to memory (mov)

Translating HLL to Assembly

- Variables are simply locations in memory
 - A variable name really translates to an address in assembly

C operator	Assembly	Notes
int x,y,z; ... z = x + y;	movl \$0x10000004,%ecx movl _____, %eax addl _____, %eax movl %eax, _____	Assume x @ 0x10000004 & y @ 0x10000008 & z @ 0x1000000C <ul style="list-style-type: none"> Purple = Pointer init Blue = Read data from mem. Red = ALU op Green = Write data to mem.
char a[100]; ... a[1]--;	movl \$0x1000000c,%ecx dec__ 1(%ecx)	Assume array 'a' starts @ 0x1000000C

Translating HLL to Assembly

C operator	Assembly	Notes
int dat[4],x; ... x = dat[0]; x += dat[1];	movl \$0x10000010,%ecx movl (%ecx), %eax movl %eax, 16(%ecx) movl 16(%ecx), %eax addl 4(%ecx), %eax movl %eax, 16(%ecx)	Assume dat @ 0x10000010 & x @ 0x10000020 <ul style="list-style-type: none"> Purple = Pointer init Blue = Read data from mem. Red = ALU op Green = Write data to mem.
unsigned int y; short z; y = y / 4; z = z << 3;	movl \$0x10000010,%ecx movl (%ecx), %eax _____, %eax movl %eax, (%ecx) mov__ 4(%ecx), %ax _____, %ax mov__ %ax, 4(%ecx)	Assume y @ 0x10000010 & z @ 0x10000014

How instruction sets differ

INSTRUCTION SET ARCHITECTURE

Instruction Set Architecture (ISA)

- Defines the software interface of the processor and memory system
- Instruction set is the vocabulary the HW can understand and the SW is composed with
- 2 approaches
 - _____ = _____ instruction set computer
 - Large, rich vocabulary
 - More work per instruction but slower HW
 - _____ = _____ instruction set computer
 - Small, basic, but sufficient vocabulary
 - Less work per instruction but faster HW

Components of an ISA

- Data and Address Size
 - 8-, 16-, 32-, 64-bit
- Which _____ does the processor support
 - SUBtract instruc. vs. NEGate + ADD instrucs.
- _____ accessible to the instructions
 - How _____ and expected usage
- _____
 - How instructions can specify location of data operands
- _____ and _____ of instructions
 - How is the operation and operands represented with 1's and 0's

General Instruction Format Issues

- Different instruction sets specify these differently
 - 3 operand instruction set (ARM, PPC)
 - Similar to example on previous page
 - Format: ADD DST, SRC1, SRC2 (DST = SRC1 + SRC2)
 - 2 operand instructions (Intel)
 - Second operand doubles as source and destination
 - Format: ADD SRC1, S2/D (S2/D = SRC1 + S2/D)
 - 1 operand instructions (Old Intel FP, Low-End Embedded)
 - Implicit operand to every instruction usually known as the Accumulator (or ACC) register
 - Format: ADD SRC1 (ACC = ACC + SRC1)

General Instruction Format Issues


- Consider the pros and cons of each format when performing the set of operations
 - $F = X + Y - Z$
 - $G = A + B$
- Simple embedded computers often use single operand format
 - Smaller data size (8-bit or 16-bit machines) means limited instruc. size
- Modern, high performance processors use 2- and 3-operand formats

Single-Operand	Two-Operand	Three-Operand
	MOVE F,X ADD F,Y SUB F,Z MOVE G,A ADD G,B	ADD F,X,Y SUB F,F,Z ADD G,A,B
(+) Smaller size to encode each instruction (-) Higher instruction count to load and store ACC value	Compromise of two extremes	(+) More natural program style (+) Smaller instruction count (-) Larger size to encode each instruction

Instruction Format

- _____ architecture
 - _____ (read) data values from memory into a register
 - Perform operations on registers
 - _____ (write) data values back to memory
 - Different load/store instructions for different operand sizes (i.e. byte, half, word)


Load/Store Architecture



1.) Load operands to proc. registers



2.) Proc. Performs operation using register values



3.) Store results back to memory