


USC Viterbi (15.3)


## **Binary Brainteaser 100**

• Given the binary string "10001101", what would its decimal equivalent be assuming a 2's complement representation? Binary Brainteaser 200


**USC**Viterbi


 Assuming the 12-bit IEEE shortened FP format, what is the decimal equivalent of the following number?








USCViterbi	USC Viterbi
School of Engineering	School of Engineering
Instruction Inquiry 200	Instruction Inquiry 300
<ul> <li>Initial conditions:</li> <li>%rbx = 0xffff_ffff_ffff</li> <li>%rdi = 0x10010040</li> <li>%eax = 0x12345678</li> <li>M[0x10010044] = 0xabcdef34</li> <li>M[0x10010040] = 0x12345678</li> <li>M[0x1001003c] = 0x11122288</li> <li>What is the result of the following instruction?</li> <li>movsbw (%rdi,%rbx,4),%eax</li> </ul>	<ul> <li>Initial conditions:</li> <li>- %ebx = 0xf000000f</li> <li>What is the result of the following instruction?</li> <li>- xorl %ebx,%ebx</li> </ul>
USC Viterbi	USC Viter bi
School of Engineering	School of Engineering
Instruction Inquiry 400	Instruction Inquiry 500
<ul> <li>Initial conditions:</li> <li>- %eax = 0x80010000</li> <li>What is the result of the following instruction?</li> <li>- sarl 1,%eax</li> </ul>	<ul> <li>Initial conditions: <ul> <li>%rbx = 0x0000001</li> <li>%rdi = 0x1001003c</li> <li>M[0x10010044] = 0xabcdef98</li> <li>M[0x10010040] = 0x12345678</li> <li>M[0x1001003c] = 0x11122233</li> </ul> </li> <li>What is the result of the following instruction? <ul> <li>leal 6(%rdi,%rbx,2), %eax</li> </ul> </li> </ul>











## School of Engine Cache Operation Example

address trace

W: 0xb50

Done!

- Address Trace .
  - R: 0x3c0
  - W: 0x048
  - R: 0x3d4
  - W: 0xb50
- Operations ٠
  - Hit
  - Fetch block XX
  - Evict block XX (w/ or w/o WB)
  - Final WB of block XX)

2-Way Set-Assoc, N=8, B=32 bytes				
Address	Тад	S	iet	Byte Offset
0x3c0				
0x048				
0x3d4				
0xb50				
Processor Cac Access		Cache O	perat	ion

Perform address breakdown and apply

R: 0x3c0 W: 0x048 R: 0x3d4

**USC**Viterbi

Slot

USC Viterbi (15.33)

٠

٠

٠

٠

PC

I-Cache

VLIW (issue

packet)


Slot

LD/ST

## Sample Scheduling

- Schedule the following loop body on our 2-way static issue machine ٠
  - You can modify code and re-arrange but not unroll loops or rename registers

<pre>for(i=MAX-1; i != 0; i,A++,B++) *A = *A + *B;</pre>	Int./Branch Slot	LD/S1
%rdi = pointer to A		
%rsi = pointer to B		
%edx = i = # of iterations		
L1: ld (%rdi),%eax		
ld (%rsi),%ebx		
addl %ebx,%eax		
st %eax,(%rdi)		
addl \$4,%rdi		
addl \$4,%rsi		
addl \$-1,%edx		
jne \$0,%edx,L1		



## Sample Scheduling

Addr.

Calc.

File

(4 Read,

2 Write)

• Now unroll the loop two ways and use register renaming and schedule the code (feel free to modify aspects of the code as needed to ensure better scheduling).

%rsi =	pointer to A pointer to B i = # of iterations
L1: ld ld add st ld add st add add jne	1,%rdi 1,%rsi 1,%edx

Int./Branch Slot	LD/ST Slot

D-Cache

**USC**Viterbi