



USC Viterbi 14.5	USC Viterbi 14.6
Snoopy or Snoopy	Solving Cache Coherency
	 If no writes, multiple copies are fine Two options: When a block is modified
USC Viterbi School of Engineering	USC Viterbi School of Engineering Write Back Cache Coherency Protocols
 A memory system is coherent if the value returned on a Load instruction is always the value given by the instruction by any processor to the same address To implement this ability we need a protocol (set of rules) to track the "state" of each cache block 	 Write invalidate protocols ("Ownership Protocols") Basic 3-state (MSI) Protocol I =: Not in cache or invalidated earlier RO (Read-Only) =: Processors has a valid block but so might other caches. Thus it is only safe to read their copy (but not write to it)
	– BW (Read-Write) = : Processors has modified (written)



RW (Read-Write) = ____: Processors has modified (written) to the block and it is guaranteed to have the only copy (no other caches have a copy). Thus it is only safe to read or write.

ISCA '90 Tutorial "Memory System Architectures for Tightly-coupled Multiprocessors", Michel Dubois and Faye A. Briggs © 1990.



USCViterbi (14.13)

Coherency Example

Processor Activity	P1 \$ Content	P1 Block State (M,S,I)	P2 \$ Content	P2 Block State (M,S,I)	Memory Contents
	-	-	-	-	А
P1 reads block X					
P2 reads block X					
P1 writes block X=B					
P2 reads block X					

Another Coherency Example


USC Viterbi (14.14)

USC Viterbi (14.16)

Processor Activity	P1 \$ Content	P1 Block State (M,S,I)	P2 \$ Content	P2 Block State (M,S,I)	Memory Contents
	-	-	-	-	А
P1 reads block X					
P1 writes X=B					
P2 writes X=C					
P1 reads block X					

USC Viterbi

Coherence Implementation



Is Cache Coherency = Atomicity?

- Does coherency take the place of locking/synchronization?
- ____, cache coherence only serializes ______ and does not serialize entire ______ sequences

 Coherence simply ensures two processors don't read two different values of the same memory location

• Consider two threads performing: sum += thread val

